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Abstract
This thesis details the design and implementation of a Three-Axis Mag-
netometer (TAM) instrument. The main goal of this work is to test and
get flight history for a magnetic sensor instrument that is suitable for the
Attitude Determination and Control System of the CubeSTAR student
satellite. The actual implementation of the instrument will be part of the
Sounding Rocket Attitude Determination System (SRADS) of the ICI-3
rocket.
Different magnetic field sensor technologies were evaluated before a can-
didate sensor was chosen; the Honeywell HMC1043. Most of this thesis
deals with analysis and implementation of this magnetometer. The imple-
mentation will be customized for a sounding rocket, while the core of the
design takes a low voltage and low power profile, to emulate restrictions
in a small solar-powered satellite. The work on this project spans the
design, production, testing and gathering calibration data for the instru-
ment, as well as integration to the ICI-3 sounding rocket. The rocket will
be launched after the submission of this thesis, which means that data
from the flight is not available to be presented at the time of writing.
The conclusion of a working instrument is made on the basis of successful
integration at Andøya Rocket Range (ARR).
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Chapter 1
Background and motivation
This work was carried out as a cooperation between The Group for Plasma and
Space Physics and the Electronics Group at the Institute of Physics at the University
of Oslo. The main goal of this work is to test and get flight history for a magnetic
sensor instrument suitable for the Attitude Determination and Control System of the
CubeSTAR student satellite. The instrument designed in the course of this work is a
Three-Axis Magnetometer, which will fly in the upcoming ICI-3 sounding rocket. In
the coming sections I will describe the background behind these spacecraft projects
and the role of the instrument I am to develop.
1.1 Space Weather
The term Space Weather is used when talking about changing environmental condi-
tions in near-Earth space1. The interaction between the solar wind and the earth’s
magnetosphere gives rise to the Space Weather phenomenon. Massive explosions on
the sun can result in harmful effects to satellites and astronauts outside the protective
magnetosphere. An overview of Space Weather and its effect on satellite and long-
range communication can be found in [8]. An effort is being made internationally
to better understand the underlying mechanisms behind space weather, and how to
better predict it. Turbulence and irregularities in the ionosphere can disturb satellite
to ground signals, and the Total Electron Content (TEC) along the path of a GPS
signal can introduce positioning errors leading to problems for e.g. ships travelling
in the northern regions. For this reason, the space weather phenomenon is becoming
increasingly important for Norway specifically, and the University of Oslo is involved
in space weather research through several projects. I will discuss two of these projects
in the coming sections.
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Figure 1.1: Illustration of the cause of space weather, from [31]. Earth’s magnetic field creates a
shielding bubble protecting the earth from bursts of particles and magnetic fields from the sun.
Figure 1.2: A model of the CubeSTAR satellite from [13]. The satellite will fly with the velocity
vector pointing right and slightly downwards relative to the model. This way, the Langmuir Probes
(see Payload in section 1.2.2) are at the front of the spacecraft and are subjected to as little
turbulence as possible. The probes, as well as the UHF antennas at the rear, will spring out when
the CubeSTAR is launched from the mother satellite.
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1.2 CubeSTAR
CubeSTAR is a student satellite project, which main scientific goal is to measure
electron density in the ionosphere [13]. Such data can be used to map structures
in electron clouds, which is an integral part to understanding the space wheather
phenomenon introduced in section 1.1. The main instrument on board is based on
a novel multi-needle Langmuir Probe System developed at UiO [4]. With its four
”needles” (illustrated in figure 1.2), it is able to measure absolute electron density
with great spatial resolution. In addition to the scientific goal of the CubeSTAR, there
is an academic goal to the project; to give students the ability to actively participate
in the field of space science and technology through graduate theses, international
conferences, and other related activities [13]. Therefore, students at UiO take part
in building the satellite as part of their studies. In addition to the main instrument,
there are a number of other subsystems, all developed by students at UiO. These are
discussed in section 1.2.2. The satellite is planned for launch in 2013.
1.2.1 Weight and dimensions
The CubeSTAR is a nanosatellite based on the CubeSAT standard [29]. According to
the standard, one CubeSAT unit (1U) measures 10cm ∗ 10cm ∗ 10cm with an allowed
mass of up to 1.33kg. The CubesSTAR satellite is a double unit (2U), meaning that
the allowed dimensions and mass for the CubeSTAR are 20cm ∗ 10cm ∗ 10cm (see
figure 1.2) with an allowed mass of up to 2.66kg.
1.2.2 Subsystems
The CubeSTAR satellite consists of five subsystems. These are described briefly in
the coming sections. The subsystems are listed below:
• Electronic Power System (EPS)
• Communication (COMM)
• On Board Data Handling (OBDH)
• Scientific Experiment (Payload)
• Attitude Determination and Control System (ADCS)
EPS
The EPS subsystem controls the conversion of solar energy to electrical power, the
storing of energy in batteries as well as regulation of a continous and stable power
supply for distribution throughout the satellite. The EPS of CubeSTAR should be
able to provide a regulated voltage source of about 3V, with an estimated 2W of
power available for the whole satellite [11].
1Meaning the region from and including the ionosphere and up to the interface between the
earth’s magnetosphere and the solar wind
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COMM
The COMM subsystem is responsible for the satellite’s communication with the
ground, both for ground-based control of the satellite and transmission of collected
measurement data back to earth. The system will operate in the amateur satellite
band (UHF 435-438Mhz) [13], and will have both a high-speed link (up to 19200baud)
and a low-speed link (up to 48 words/min).
OBDH
The On-Board Data Handling system is the main computer of the satellite. It dictates
the flow of events, so to speak. It monitors the other subsystems of the satellite and
is responsible for tasks such as resetting unresponsive subsystems. This system will
be designed placing highest priority on integrity. It will implement a Triple Modular
Redundancy (TMR) scheme, running three parallel processes, comparing them and
performing a majority vote before taking any action.
Payload
The payload will consist of the scientific experiment; the multi-needle Langmuir Probe
System. This will be a controller card interfacing the probes seen on figure 1.2. The
measurements are dependent on the probes being spread out as far as possible and
being at the front of the spacecraft during flight. This puts certain requirements on
the ADCS subsystem.
ADCS
When the functionality of a spacecraft is dependent on its orientation, it is impor-
tant to have an Attitude Determination and Control System (ADCS). In the case
of the CubeSTAR satellite, optimal functionality of the main scientific instrument is
dependent on the spacecraft travelling with the Langmuir probes at the front of the
satellite (see figure 1.2). This is to avoid particle turbulence in the wake of the rest
of the satellite structure. Consider the plane spanned by the probes and let us call it
the ”top wall” of the satellite. The normal vector pointing outwards from this wall
(away from the center of the structure) should be aligned with the velocity vector.
The maximum allowed deviation from this state is ±10◦ along the pitch and yaw axes
[13]. The job of the ADCS is to make sure that the deviation is within these limits.
This is done by employing various types of sensors (including a magnetometer) for
determining the current orientation and spin of the satellite, as well as actuators (such
as coils) for making adjustments to the current state. Attitude Determination is a
motivation behind the instrument in this thesis and is discussed in further detail in
chapter 2.
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1.3 ICI-3
The ICI-3 is a sounding rocket which means that it is a rocket meant for taking
measurements2. ICI stands for Investigation of Cusp Irregularities, which gives a
pointer to the main mission of this series of rockets; to investigate the ionospheric
cusp-regions and learn of the mechanisms making the plasma unstable. More detailed
information on this can be found in [2]. The mission of the ICI-3 rocket is also
connected to space weather exploration and its goal is largely related to the scientific
goal of the CubeSTAR satellite.
Figure 1.3: The ICI-3 sounding rocket [18] is a two stage ballistic rocket measuring almost 9.3
metres in length. The first stage motor is a Sonda VS-30, an Argentinian-Brazilian sounding rocket.
It has a nominal thrust of 98,09 kN and a burning time of 19.17s. The second stage motor is an
Improved Orion, an American sounding rocket, with a nominal thrust of 77.4kN and a burning time
of 21.86s. At the top sits the payload structure housing all the electronics and instruments on board.
1.3.1 Structure and design
The ICI-3 rocket is about nine meters tall and weighs approximately 1.8 metric tons
at ignition. As shown on figure 1.3 it consists of three main sections. The 1st Stage
Motor, the 2nd Stage Motor, and the Payload section. The payload section has a
length of about 2.9 meters and a diameter of 356mm, in which it houses all the
electronics and measurement equipment. Figure 1.4 gives a closer look at the payload
section.
2From nautical vocabulary, to sound has long been used about throwing a weighted line from a
ship and in that way measure the water’s depth. Nowadays, when used in the context of rockets,
sounding means taking a measurement
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Figure 1.4: The ICI-3 payload. Section A is the nosecone section, housing Langmuir Probes and
E-field booms as well as other electronic instruments. Section B is the electronic section which
houses various electronic instruments, such as the SRADS Magnetometer instrument. Section C is
the Hotel Section in which we find the aft booms for the AC/DC Magnetometer (ADM)
1.3.2 Instrumentation systems
The following systems are to be found on board the ICI-3:
• FBP : Fixed Bias Langmuir Probe, ISAS/JAXA
• m-NSLP : multi -Needle&Sphere Langmuir Probe system, UiO
• LEP-ESA : Low Energy Particle spectrometer, ISAS/JAXA
• EFW : Electric Field and Wave Experiment, UiO.
• ADM : AC/DC Magnetometer, LPP
• SRADS: Sounding Rocket Attitude Determination System, UiO
The magnetometer instrument developed during the work of this thesis is imple-
mented as part of the SRADS system, so I will give a brief overview on that system
in the next section. Details about the other on board instrumentation systems is
beyond the scope of this thesis.
1.3.3 SRADS
The task of the Sounding Rocket Attitude Determination System (SRADS) is to
determine the attitude (orientation) of the rocket at all times, so that measurement
data from the scientific instruments on board can be related to a known attitude in a
common reference frame (reference frames will be disussed in chapter 2). The SRADS
system incorporates the following sensors:
• Three-Axis Magnetometer (TAM): The SRADS Magnetometer (SRADS MAG)
is based on the Honeywell HMC1043. This is the instrument that is developed
in the works of this thesis.
• Inertial Reference Unit (IRU): This unit incorporates three gyroscopes mounted
orthogonally to eachother, for measuring roll, pitch and yaw rates respectively.
The development of this unit is detailed in [1].
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• Digital Sun Sensors: Two one-dimensional sun sensors are mounted on each side
of the rocket (for redundancy) to measure the angle to the sun. As the rockets
spins, they produce one sun angle measurement per rotation. The development
of this unit is detailed in [12].
• Housekeeping Magnetometer: A backup commercial magnetometer.
• Housekeeping Accelerometer: A backup inertial sensor.
The functionality of the SRADS system as a whole is beyond the scope of this
thesis and is detailed in [1]. General Attitude Determination theory, as well as the
requirements of the SRADS MAG instrument, is discussed in chapter 2.
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Chapter 2
Attitude determination
The Attitude Determination and Control System of a spacecraft has one goal; that
is to make sure that the spacecraft is oriented the way we want it to be and has
the spin or angular velocity we want it to have. To achieve that goal, the system
employs various sensors to sense the rotation of the spacecraft as well as the absolute
orientation. Having this information, it analyses the information and then employs
actuators to make adjustments to the rotational movement of the spacecraft. Some
common devices for performing these functions are introduced in the coming chapters.
2.1 Inertial sensors
Inertial sensors, as the name suggests, use their inherent inertia to detect a change in
their positional or rotational state. As a result, they are not dependent on an external
reference to give some sensible output. Two common types of inertial sensors used
for Attitude Determination are accelerometers and gyroscopes.
Figure 2.1: Illustration of a classical mechanical 3D Gyroscope based on two gimbals and a rotor.
From a calibrated initial state, one can determine the new orientation based on the new state of the
rotor and gimbals.[33]
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2.1.1 Accelerometer
Accelerometers measure the spatial acceleration that the sensor experiences. For a
spacecraft in free fall, the gravitational pull from the earth will be measured as zero,
and so an accelerometer placed off the axis of rotation can be used to measure the
centripetal acceleration it is exposed to, and from there derive the angular velocity
[1]. Accelerometers nowadays can be made using MEMS1 technology, which makes
it possible to produce them small and cheap. A 3D accelerometer is normally built
from three one-dimensional acceleration sensors.
2.1.2 Gyroscope
Gyroscopes detect angular rotation directly. The classical mechanical gyroscope uses
a mechanical structure as seen on figure 2.1 to allow three degrees of freedom; pitch,
roll and yaw. These gimballed units are very accurate, but mechanically complex,
heavy and expensive, compared to the increasingly popular strapdown units [1].
Strapdown units are one-dimensional gyroscopes mounted at a fixed angle relative
to the spacecraft. Three gyros are mounted orthogonally to each other, one for each
axis of rotation. For high spin rates of up to thousands of degrees per second, it is
more common to use rate gyros, which measure the rate of rotation directly. These
can also be realized in MEMS technology, which makes for small and cheap units.
2.2 Attitude sensors
Attitude sensors detect the orientation of the spacecraft directly, by measuring some
known external field or particles, thus finding out what orientation state the sensors
find themselves in. There are several types of attitude sensors in use in spacecraft,
among which we find star trackers, magnetic field sensors and sun sensors.
2.2.1 Star tracker
Star trackers use sensitive cameras to analyse the image of the sky. Knowing the
approximate spacial coordinates of the spacecraft, this image can be related to a
database of navigational stars and their positions and processed to derive the pointing
direction of the camera relative to a known reference frame such as the Earth-Centered
Inertial frame (see section 2.4.1). Star trackers excel in accuracy, as long as the
spacecraft is stabilized. However, they are slow and require a somewhat stabilized
vehicle to operate properly [14]. They can also be blinded by bright objects such as
the sun or the moon, and are often used in conjunction with e.g. gyros for stabilization
and as a backup during blinding phases. They are also physically large, complex and
relatively expensive.
1MEMS: Micro Electro Mechanical System
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2.2.2 Sun sensor
Figure 2.2: Principle of operation for a CMOS-based two axis sun sensor. The sunlight enters
through a small hole and hits a spot on the internal CMOS chip. The chip is a two dimensional grid
of pixels, and the lighted area determines the angle to the sun. In a one-dimensional simplification,
we can get the angle α straight from the relation between height from the CMOS to the hole and
the distance from the lighted area to the center of the chip.
Sun sensors detect sunlight and use it to determine the angle to the sun in
Spacecraft-fixed Coordinates (see section 2.4.3). One way to accomplish this is to
use a CMOS chip as shown in figure 2.2. The chip sits in a dark, closed compartment
with only a small hole in the center to let light through. This way, the area of the chip
detecting light (the calculated centre of intensity of the light) will indicate the angles
to the sun in two dimensions. As this type of design will have less than 180◦ field of
view (FOV), typically 130◦ [14] for each axis, multiple sensors must be used to cover
the different sides of the spacecraft. One for each of the six sides of the spacecraft
yields optimal results. In a spin-stabilized sounding rocket application, where a 3D
vector to the sun is not the goal, a simplified setup can be used, where only one
one-dimensional sensor is needed. For each rotation of the rocket a measurement of
the sun angle will be taken. Development of such a system for the SRADS is detailed
in [12].
2.2.3 Magnetometer
Magnetometers are used to detect magnetic fields. Tuned to the correct dynamic
range, a 3-axis magnetic sensor can measure the 3D components of Earth’s magnetic
field, which constitute the vector of the magnetic field in Spacecraft-fixed Coordinates.
Using a model such as the International Geomagnetic Reference Field (IGRF) and
knowing the position of the spacecraft as well as the current date, the expected
magnetic field vector seen from the spacecraft will be known at any given time. Some
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vector rotations must be performed to relate the measured vector with the known
vector, depending on how we want to use the data. This will be discussed in further
detail in section 2.5.
2.3 Actuators
The word actuator comes from the verb to actuate, which means to put into mechan-
ical action or motion. When it comes to spacecraft attitude control, actuators are
the tools we can use to adjust the orientation the spacecraft. Two common types of
actuators used in satellites are magnetic torquers and reaction wheels.
2.3.1 Magnetic Torquer
The magnetic torquer, or magnetorquer is essentially an electromagnetic coil. By
running current through the coil a magnetic field will be created, which interacts with
Earth’s magnetic field. This causes a mechanical force called torque, or rotational
momentum, which makes the objects rotate, just as when two magnets attract or
repel eachother (e.g. compass needle). As the earth has a much larger mass than
a spacecraft, the spacecraft will rotate and the earth will not (at least not by a
measurable amount). Advantages to this type of actuator are that it contains no
moving parts, and it is driven purely by electrical power. The disadvantage is that
high magnetic flux densities are needed to create strong momentum.
2.3.2 Reaction Wheel
Figure 2.3: Reaction Wheels (from Sinclair Interplanetary). The mass of the wheels have enough
inertia that rotating the wheels will make the whole spacecraft, to which they are fastened, rotate.
To give full control over all three axes of rotation, three wheels must be employed.
Reaction wheels are essentially mechanical wheels connected to electromotors.
They have enough mass so that when they accellerate their spin, they will apply a
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rotational force to the whole spacecraft, making it rotate slightly. Figure 2.3 shows
an example of reaction wheels that can be used for spacecraft attitude control. Re-
action wheels can make very accurate adjustments to the attitude of a spacecraft,
and are often used for aiming cameras or telescopes. During the course of opera-
tion, the wheels may build up significant momentum. For this reason they are often
used together with other forms of actuators, such as magnetic torquers or propulsion
systems, which can be used to dump momentum from the reaction wheels.
2.4 Reference Frames
Attitude determination in a spacecraft is the act of finding out which way the space-
craft is pointing relative to a known coordinate system. There are several common
reference coordinate systems (so-called reference frames), each having their own spe-
cific usage area. Some of the most useful reference systems will be discussed in the
coming sections.
2.4.1 Earth-centered Coordinate Systems
We will discuss two reference coordinate systems that are centered on earth, one is
the Earth-Centered Earth Fixed (ECEF) reference frame and the other is the Earth-
Centered Intertial (ECI). Both have their origin in the center of the earth, and both
have their Z-axis pointing towards the Celestial Pole2. The difference between these
frames is that while the X-axis of the ECEF points towards the intersection between
the equator and the Greenwich Meridian, the X-axis of the ECI points towards the
Vernal Equinox3. The Y-axis follows the Z- and X-axes.
2.4.2 Spacecraft Body Frame
This coordinate system is centered at the spacecraft itself, and rotates along with it.
It is therefore the inherent coordinate system used on board the spacecraft. Sensors
on board, like magnetometers and sun sensors, are aligned and calibrated according to
this reference system, and measurements taken on board are given in this coordinate
system. Figure 2.4 illustrates the axes of this frame of reference.
2.4.3 Spacecraft-centered Orbit Frame
The difference between the Orbit Frame coordinate system and the SBF is that this
frame does not rotate with the spacecraft. It is fixed in relation to the orbit, so the
X-axis points in the Nominal Velocity Vector direction, while the Z-axis points to the
Nominal Nadir4. This coordinate system can be useful if we have in our database
2The Celestial Pole is the point through which the earth’s axis of rotation points when followed
upwards from the center out through the northern hemisphere
3The Vernal Equinox is the direction from the earth to the sun on the first day of spring when
the sun crosses earth’s equatorial plane
4Nadir being the direction from the center of the spacecraft towards the center of the planet.
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Figure 2.4: The axes of the Spacecraft Body Frame, from [1]. Xb points in the direction along the
longitudinal axis of the spacecraft while the two other axes point orthogonally relative to that. The
axes rotate with the aircraft.
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the expected magnetic field vector to be measured at a specific point for the desired
attitude. The difference between the vector we have in our database and the measured
magnetic field vector will be the deviation from the nominal orbit orientation.
2.5 Attitude Determination with Magnetometer
Models such as IGRF can provide us with values for the strength and direction of the
earth magnetic field for any geographical position and time. For a spacecraft such as
the CubeSTAR, using this information we can build a database consisting of all the
expected magnetic field values for each time quantum ∆t of the satellite’s expected
flight. If the nominal (desired) flight orientation is that the SFB coordinate system is
aligned with the Orbit Frame coordinate system, the magnetic vector values for each
∆t can be calculated and stored as the magnetic field value in the Orbit Frame co-
ordinate system. The magnetic field vector measured by the on-board magnetometer
will be given in the SFC system, and the functionality of the ADCS will be to try
to rotate the vehicle so that the measured magnetic field vector in the SFB system
aligns with the nominal magnetic field vector in the Orbit Frame system.
2.6 CubeSTAR ADCS
As the CubeSTAR satellite is launched from the mother satellite, it is expected to
be in a state of arbitrary spin. The first task of the ADCS will be to detumble the
satellite. The detumbling phase consists of stopping the spin of the spacecraft, there-
fore any rate of change in the satellite orientation will be attempted nullified. This
can be accomplished by using gyro measurements directly, or taking the derivative of
the magnetic field measurements. Actuators will be used to apply opposite rotational
force to the vehicle, making the spin stop. After the detumbling phase, the satellite
will attempt to orient itself to the desired orientation. From there on, the task of the
ADCS will be to adjust the orientation of the satellite as it moves along its orbit.
In section 2.5 we discovered that the requirement of the magnetic field instrument
in the Attitude Determination System of the CubeSTAR is to measure a magnetic
field vector in the SBF coordinate system. It has been determined that the system
will have a tolerance of a deviation of ±10◦ along the pitch and yaw axes. [13]. The
actual calculations will be performed by a control system probably running a Kalman
Filter, and is beyond the scope of this thesis.
2.7 ICI-3 SRADS
The difference between the ICI-3 SRADS system and the CubeSTAR system is that
the ICI-3 does not have an Attitude Control System. It is therefore a possibility to
process the data from the magnetometer after the actual flight without any realtime
requirements. It does however require a fast sampling rate due to the fast spin of
the rocket (nominally 4 rps, max 6 rps). The details of the desired properties of the
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actual magnetometer implementation for the ICI-3 SRADS are discussed in section
3.4.
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Chapter 3
Magnetic Sensor Technologies
There are various technologies available to measure a magnetic field vector in three
dimensions. We will take a look at a few of the most prominent ones.
3.1 Hall Effect
This is the most commonly used technology for measuring magnetic fields, and has
also been around for a long time. It is based on the Hall effect, discovered by Edwin
Hall in 1879. A brief description of the measurement principle follows.
Figure 3.1: Hall Effect principle sketch. An electrical conductor is placed inside a magnetic field as
indicated by the blue circled dots. A current J is driven through the conductor, resulting in a flow
of electrons in negative x-direction. The velocity vector v of the electrons causes an acceleration on
the particles given by the cross product F = qvXB. As the charge q is negative, the force will be
excerted downwards. As electrons gather in the bottom a net negative charge is built up, while the
top gets an electron deficit which gives rise to a net positive charge. The resulting voltage Uhall is
the Hall Voltage.
The Hall effect is the production of a voltage difference (the Hall voltage) across
an electrical conductor as illustrated in figure 3.1. We have a magnetic field B per-
pendicular to the ”flat side” of a conductor (positive z-direction). When we drive
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a current through the conductor in the x-direction, there will be a flow of electrons
in the negative x-direction. Because of the magnetic field, the electrons will be ac-
celerated in the negative y-direction, giving rise to an electrical field in the positive
y-direction. This results in the voltage difference Uhall, the Hall Voltage. Note: For
positive charge carriers instead of electrons, the effect will give the opposite Hall
Voltage, given the same direction of positive current [30]. Advantages: As shown on
figure 3.5, the Hall Effect technology can sense strong magnetic fields. A properly
packaged Hall Effect Magnetometer is robust, and for this reason it is often used in
applications like wheel rotation speed sensors. Disadvantages: Not very sensitive.
Output is low voltage, and needs high amplification.
3.2 Flux gate
Flux gate magnetometers were invented in the 1930s by Victor Vacquier at Gulf
Research Laboratories, and was used during World War II for detecting submarines.
The flux gate magnetometer is based on what is referred to as the magnetic saturation
circuit. As shown in figure 3.2 two bars of a ferromagnetic material are placed close
together and wound with a primary coil in opposite directions.
Figure 3.2: Principle sketch of a Flux gate magnetometer (inspired by [32]).
An AC current through the coils generates a magnetic field that will cause the
cores to be magnetically saturated once every half-cycle. An external magnetic field
will have one component in parallel with the two coils so that one of the cores will
have its magnetization reinforced and the other coil will have it weakened by the same
amount. This causes a time difference in magnetization between the cores, resulting
in a net magnetic field. By winding a secondary coil around the cores, the field will
induce a measurable voltage in this coil. Advantages: Good for precisely measuring
DC fields. Has a relatively wide dynamic range. Disadvantages: Consumes a lot of
power. Coils make these sensors physically large.
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Figure 3.3: Barber Pole Structure(from [6]). The greyed out areas are high conductivity material,
while the white areas are the magneto-resistive (MR) material. The structure makes sure that
the current flows diogonally through the MR-material, at a 45◦ angle, relative to the magnetically
aligned dipoles.
3.3 Anisotropic Magneto-Resistivity
Anisotropic Magneto-Resistive (AMR) material has the property that its resistance
is dependent on the angle δ between the current flow I through the material and the
magnetization M [7]. In polycrystals the resistivity is generally given as:
ρ = ρ⊥ + (ρ‖ − ρ⊥) cos2 δ (3.1)
where ρ⊥ is the resistivity in the material when I ⊥ M and ρ‖ is the resistivity
when I ‖M [7]. Thus, the resistivity in the sensor element changes as a function of
cos2 δ. This function is linear when δ is close to 45◦. For this reason MR sensors use
something called a Barber Pole Structure [6].
The principle is illustrated in figure 3.3, where w is the height of the sensor element,
perpendicular to the length. Essentially it involves introducing high conductivity bars
between sections of the MR material at an angle of 45◦, to alter the direction of the
current flow through the material. It will now flow 45◦ relative to the length axis.
When we discuss Set and Reset pulses in section 4.5, we will see that these pulses
magnetize the dipoles so that they are aligned along the length of the element, so
effectively the Barber Pole Structure ensures that the magnetization is biased 45◦
relative to the current flow. This Barber Pole Bias ensures that the sensor stays in
the Linear Operating Region [23], as long as the applied magnetic fields are within
the dynamic range of the sensor.
An AMR sensor element, as well as its functionality, is illustrated in figure 3.4. An
application of such a sensor element is discussed in the description of the Honeywell
HCM1043 3-axis magnetometer. Manufacturers of AMR sensors include Honeywell,
NXP Semiconductors and Sensitec. Advantages: Large dynamic range. Miniatyrized,
low-power components available off-the-shelf. More sensitive than Hall Effect sensors.
Fast. Disadvantages: Low raw output voltage. Non-linearity property.
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Figure 3.4: Simplified sketch of an AMR Element (from [21]). An applied magnetic field influences
the angle θ between the magnetization M and the current I slightly, the angle still staying close to
the 45◦ bias. The resistivity is then linearly proportional to the magnetization, and thus the applied
field, as long as the applied field is within the linear range of the sensor.
3.4 Assessing sensor requirements
One of the goals of this project is to test a magnetometer for the CubeSTAR satellite.
For this purpose, a sensor that is small, low cost, and can run on 3V or less would be
ideal.
The earth’s magnetic field has an intensity in the order of 300−600mgauss, which
means that the full range of the magnetic field to be measured will be in the order of
600 − 1200mgauss counting both polarities. Thus, if the sensor can measure with a
resolution of about 100-200 µgauss, we can hope for a signal to noise ratio of around
6000:1, or 76dB.
The given requirements for the SRADS magnetometer is to be able to measure
signals with a frequency of up to 100Hz. The goal of the system will therefore be to
measure all signals below 100Hz and filter out everything above that frequency. An
analog lowpass filter with a passband of up to 100Hz needs an even higher sampling
rate (oversampling) to be able to digitally filter out all potential aliasing (see section
7.9). The ICI-3 sounding rocket uses a Minor Frame rate of about 2.9kHz (see section
5.1) which will make a good sample rate for this application.
Based on the assessment of different magnetic sensor technologies (including the
ones detailed in the previous sections) and the hardware requirements for the system,
an AMR sensor seems to fit the purpose. The advantages of the AMR sensor in this
respect are:
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Figure 3.5: A comparison of different magnetic sensor technologies(from [9])
• Dynamic range is near-perfect for measuring earth’s magnetic field, rang-
ing from the order of 10−6 to 102 (see figure 3.5)
• Wide bandwidth, DC to 1Ghz [9]
• Solid state device entails small size, no moving parts, reliability and low
power.
• High availability off-the-shelf parts
The Honeywell HMC1043 3-axis magnetometer is a good choice for a small, cheap
magnetometer that meets the stated requirements. The stated bandwidth is 5Mhz,
the resolution is given as 120 uGauss @50Hz and 5V bridge voltage.
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Chapter 4
The HMC1043 Magnetometer
4.1 Principle of Operation
The Honeywell HMC1043 magnetometer is an Anisotropic Magneto-Resistive (AMR)
sensor. AMR technology was introduced in section 3.3 on page 31. For its magnetic
sensors, Honeywell uses sensor elements made from a ferrous material called Permalloy
[25]. Four such elements are placed in a diamond shape with the ends connected by
metalization to form a wheatstone bridge.
Figure 4.1: AMR Wheatstone Bridge (from [21]). Four AMR sensor elements are connected in a
wheatstone bridge structure. A bridge Voltage VS is applied across the bridge. As the resistance
∆R changes, so does the voltage output ∆V . As ∆R increases, the voltage ∆V+ decreases and
∆V− increases, due to the continous (nominally equal) current through all the resistive elements.
As we can see in Figure 4.1, the top and bottom metals are connected to a voltage
source, and the current continuously streaming through the bridge (from top to bot-
tom) results in a voltage difference between the two side metalizations. This resulting
voltage is proportional to the magnetic field present perpendicular to the bridge, and
is available to measure on the respective ∆V+ and ∆V− analog outputs of the sen-
sor. The HMC1043, being a 3-axis magnetic sensor, has three such bridges oriented
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perpendicular to each other, and so has three differential outputs, one for each axis.
The sensor bridges are connected as shown in figure 4.2.
VB and VSS are the common voltage sources for all three bridges, and a voltage
difference applied between these connections will cause the flow of current through
the sensor elements. The OUT- and OUT+ connections for each bridge correspond
to the side metalizations on figure 4.1, and are individually accessible from the pins
on the outside of the chip.
Figure 4.2: Schematical representation of a 3-axis Wheatstone Bridge configuration (from [20]).
All three bridges share the same bridge voltage, but have individual outputs.
4.2 Physical Size and Pinout
The HMC1043 package is a 16-pin Leadless Plastic Chip Carrier (LPCC) measuring
3mm ∗ 3mm with a height of 1.4mm. On figure 4.3 we see the chip from the bottom
side. We take note of the magnetic sensing directions, the x-axis pointing left, y-axis
pointing upwards, and the z-axis pointing inwards through the figure. Picturing the
chip looking down on the top side of the chip, oriented with Pin 1 in the lower right
corner, we see that the positive x-axis points to the right, the positive y-axis points
upwards, and the z-axis points straight at us outwards along the height axis of the
chip (see figure 4.4).
We take note of the bridge voltage pins VB and VSS and the six positive and
negative output connections for the three axes OUTnn. Offset pins OFFnn will be
discussed in section 4.6 and SR pins for the Set/Reset strap will be discussed in
section 4.5. (’Set/Reset’ will hereafter be referred to as ’SR’)
4.3 Voltage Output and Sensitivity
The sensitivity of the sensor is given as (typically) S = 1.0mV/V/gauss. With a
bridge voltage of V B = 2.5V the resolution of the magnetometer will be given by
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Figure 4.3: Pinout of the HMC1043 as seen from the bottom side (from [20]). The sensitive Z-axis
points into the page, the X-axis points to the left and the Y-axis points upwards. We notice that
Pin 1 is at the lower left.
Figure 4.4: HMC1043 as seen from the top side. The sensor has been rotated 180◦ around the
Y-axis with respect to the bottom view in figure 4.3. Pin 1 is now at the lower right.
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equation 4.1.
S2V 5 = S ∗ V B = 1mV/V
gauss
∗ 2.5V = 2.5mV/gauss = 2.5nV/µgauss (4.1)
The stated resolution of the magnetometer is Bdelta = 120µgauss, so the smallest
voltage step Vdelta can be found using equation 4.2.
Vdelta = S2V 5 ∗Bdelta = 2.5nV/µgauss ∗ 120µgauss = 300nV (4.2)
It is assumed that the sensor will be subjected to a maximum magnetic field
strength of Bmax = 0.6gauss. The expected full-scale voltage output can be calculated
using equation 4.3.
VFS = S2V 5 ∗ 2 ∗Bmax ∗ V B = 2.5nV/µgauss ∗ 2 ∗ 0.6gauss = 3mV (4.3)
The Analog-to-Digital Converter will use a range of V REF = 2.5V ( ∗2 for
a differential ADC ), so the amplification A needed to take advantage of the full
resolution of the ADC is given by equation 4.4.
A =
2 ∗ V REF
VFS
=
2 ∗ 2.5V
3mV
≈ 1667 (4.4)
These calculations are based on the typical sensitivity, not maximum sensitivity,
and as we are using a 16-bit ADC, we are not expecting to take advantage of the full
resolution. Aiming for using around half that scale should yield satisfying results,
so we will aim for an amplification of 800 from the sensor (Update: As the negative
input of the ADC is locked at 1.25V, the dynamic range of the inputs is ±1.25V ,
therefore an amplification of 621 was chosen for the final design). If a single-input
ADC is used opposed to a differential input ADC, we should aim for an amplification
of 400.
4.4 Noise
The stated value of the noise density of this device is 50nV/
√
Hz at 1kHz, which
entails a noise amplitude of N =
√
1000 ∗ 50nV = 1600nV for a 1kHz signal and
VB = 5V. It can be assumed that the absolute noise amplitude will be lower with
half the bridge voltage, and the expected signal frequency is less than 100 Hz, which
makes N a worst-case figure. Considering the voltage step resolution from equation
4.2, the worst-case scenario is that the noise will degrade the resolution by a factor of
1600nV/300nV ≈ 5, which is a pessimistic estimate. The low-pass filter implemented
(see section 7.9) might also have a positive effect on this noise.
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4.5 Set and Reset
As mentioned at the start of the chapter Honeywell AMR sensors are fabricated with
Permalloy thin film. This ferromagnetic material has magnetic domains that can be
oriented in a certain direction. When the material is exposed to strong magnetic
fields these magnetic domains can orient themselves in arbitrary directions [23].
Figure 4.5: Magnetic Domains (from [23]) of the AMR sensor element. Before a Set or Reset pulse
the magnetic dipoles of the ferromagnetic material are randomly oriented. A Set Pulse magnetizes
the dipoles in one direction, while a Reset Pulse magnetizes them in the opposite direction.
This effect is illustrated in figure 4.5. The top illustration shows the randomly
oriented magnetic domains after the magnetic domains have been disturbed. What
we want is the magnetic domains to be unidirectionally oriented along the easy axis1
of the ferromagnetic material, and perpendicular to the sensitive axis.
Honeywell AMR sensors have something called a SR-strap (See figure 4.6). This is
a small coil that can be used to apply a strong magnetic field parallel to the easy axis
of the AMR sensor elements, and will in that way orient the magnetic domains how we
want them, namely parallel to the easy axis, 45 degrees relative to the sensing current
and perpendicular to the sensing axis. This will ensure that the sensing element is
at its most sensitive, and thanks to the barber pole bias discussed in section 3.3 the
measured output voltage from the bridge will also be linearly proportional to the
sensed magnetic field.
On the HMC1043 there are two such straps, and although it is not explicitly stated
in the datasheet, we can assume that one is for resetting the x and y-axis elements,
1In materials science, the ‘easy axis‘ refers to the energetically favorable direction of the sponta-
neous magnetization in a ferromagnetic material.
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Figure 4.6: AMR die (from [23]). The reset strap runs perpendicular to the AMR sensor elements.
When a current pulse is driven through the strap, the current (running vertically on the picture)
will create a strong magnetic field (oriented horizontally on the picture), aligned with the length of
the sensor elements, magnetizing the elements along their length.
while the second is for resetting the z-axis. This assumption is based on the general
idea that the x and y-axis are more integrated as compared to the z-axis, and as we
will see in section 4.6, this is also how the offset straps are organized. However, the
positive and negative nodes for the two internal SR straps are connected together,
so from the outside we see only SR+ and SR-, and for all intents and purposes it
is treated as one strap. The resistance of the strap is typically 2.5Ω [20], and for
a complete Set or Reset of the magnetic domains, Honeywell recommends driving a
current pulse with peak value of 1A through the strap. This number has been changed
to a typical 3A in the newest rev F of the HMC1043 datasheet, but [24] also states
that 0.5A is sufficient for the HMC104x series, and the datasheet itself states 0.5A per
strap under ”Sensitivity”. The design and results presented in this paper, indicate
that a 1A peak current is sufficient. The minimum duration for the current pulse to
stay at its peak value is 10− 50ns for the range of different Honeywell AMR sensors.
In section 6.2 on page 59, we will design the SR-circuit so that these requirements
are met.
As the Set and Reset functions orient the magnetic fields opposite to each other,
the voltage difference measured at the outputs will also have opposite signs while in
Set and Reset mode respectively (See middle and bottom illustrations of figure 4.5).
4.6 Offset voltage
Another property of AMR sensors is the offset voltage difference present on the output
when the measured magnetic field is zero. Figure 4.7 shows the offset voltage of around
2.5mV for an HMC1001 magnetometer. It is interesting to note that the graph for
40
Figure 4.7: Output graph showing the wheatstone bridge offset of a Honeywell HMC1001 mag-
netometer (from [22]). We note that the graph for the sensor output after a Set pulse is opposite
to the sensor output after a Reset pulse. However, it is not mirrored around Y = 0, but rather an
offset from zero. When no magnetic field is applied to the sensitive axis of the sensor, the output
voltage is the same for Set-mode and Reset-mode, and that voltage is the Offset Voltage.
the sensor in Set mode crosses the graph for the same sensor in Reset mode at the
zero gauss line. This will prove to be useful when we discuss some of the methods of
dealing with bridge offset.
Figure 4.8: A principle sketch of one wheatstone bridge structure. The VB and ground nodes
are the nodes to which the VS voltage from figure 4.1 is connected, while the ∆V voltage measured
between the side metalizations on that figure corresponds to the voltage measured across V O+ and
V O− here.
The offset voltage is a result of a mismatch between the resistance in the four
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elements of the bridge. Taking a look at figure 4.8 it is apparent that the positive
and negative outputs are given as a result of their respective resistors. When the
sensor senses no external magnetic field, we can find the positive and negative Offset
Voltages by solving equation 4.5 and 4.6 (ref [22])
V O+ = V B ∗ R2
R1 +R2
(4.5)
V O− = V B ∗ R4
R3 +R4
(4.6)
The offset for the HMC1043 is stated to be a maximum of±1.25mV . The expected
range of the sensor voltage output as we calculated in section 4.3 on page 36 is 3mV ,
or rather ±1.5mV , so the offset voltage can actually be a significant component in
the total voltage output. Considering the planned amplification of 400 (Update: 621
was used), the offset voltage would manifest itself as a worst case of ±0.5V on the
input of the ADC.
There are several ways to deal with offset voltage [22]. These will be presented
briefly in the following subsections.
4.6.1 Offset Strap Current
Though not the easiest, this is the most straightforward and intuitive way to solve
the offset voltage issue. It consists of driving a current through the offset straps
found on the magnetometer, the OFFnn pins in figure 4.3. By applying the current,
a magnetic field is created that sums with the external measured field to cancel the
offset voltage. On the HMC1043 there is one offset strap for the z-axis element,
and a combined offset strap for the x- and y-axis elements. The reason for this is
assumed to be that the mismatch in the resistance values for the x- and y- axes are
mostly identical. This may have something to do with the sputtering of the thin film
Permalloy, which could be a process common for the x- and y-axis, while the z-axis
is made separately, but this is only speculation.
An advantage to this method is that it is relatively easy to perform this function
with little hardware, either using a potentiometer for manual trimming, or some kind
of digitally controlled potentiometer or DAC for driving current through the strap.
Another advantage is that it can also be used for annulling a strong continuous field
nearby the sensor, or at least it could if all the offset axes had individual offset straps.
The disadvantage of this method is that it either requires a manual calibration of
each chip or some kind of logic procedure similar to the Digital Subtraction method
in 4.6.2. It is unclear if the lack of individual offset control for the x- and y-axes is of
any significance. As the offset straps will not be used, this issue will not be discussed
further.
4.6.2 Digital Subtraction
The Digital Subtraction Method takes advantage of the phenomenon we noted on
the graph in figure 4.7, namely that the output value graphs of the Set Mode and
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Reset Mode cross each other in the zero gauss line. More precisely, for any measured
magnetic field, a sensor in Set Mode will give the opposite voltage output as in Reset
mode. That is; with an ideal zero offset sensor. With a real chip with offset, the ”op-
posite voltages” will not be mirrored around the 0V line, but rather around the Offset
Voltage line. Subtracting one output from the other will in fact produce the Offset
Voltage, so that is exactly how the Digital Subtraction method is implemented. By
continuously applying Set and Reset pulses to the SR strap and taking measurements
in between, each measurement can be Offset-corrected by taking two measurements,
one in Set Mode and one in Reset mode, and mathematically adjusting them to be
centered around 0. It does not even have to be done often, if it is done once, the offset
voltage can be calculated and be taken into account for all subsequent measurements.
The advantage to this method is that it requires no extra hardware, and is straight-
forward to implement. The disadvantage is what was pointed out in section 4.6. The
offset voltage can be of considerable size, and constitute up to nearly half of the
Full-Scale measurement region, up to ±0.5V after amplification. This type of SR
Switching will also make analog low-pass filtering difficult, as we will use a cutoff
frequency much lower than the switching frequency (see section 7.9).
4.6.3 Shunt Resistance
This method builds on the theory presented with equation 4.5 and 4.6. It works by
simply adding a resistor in parallel to one or more of the resistors in the Wheatstone
bridge (see figure 4.8). The first step is to identify the larger resistor value and
shunting that path with an external resistor.
The disadvantage to this method is that for obtaining accurate results the pro-
cess of selecting and procuring correct resistor values is difficult and the calibration
procedure must take place in an environment without any magnetic stimulus, such
as within a Helmholtz cage, and the procedure must be repeated for each sensor.
It will also not scale with changing offset as a result of e.g. temperature change.
The advantage to this method is that it requires relatively little hardware to realize
once the perfect setup for the sample chip has been found. In a production line with
Automated Test Equipment, this method can be used effectively.
4.6.4 Amplifier Bias Nulling
As figure 4.9 shows, this method involves connecting an opposite polarity voltage to
null out the offset voltage at the input of the amplifier stage. A potentiometer is used
to control this voltage and must be trimmed to cancel the offset voltage of the sensor.
The advantage of this method is that it is relatively easy to implement. The
disadvantage is that it will also need a Helmholtz cage or switching SR outputs
in order to be calibrated, and calibration must be performed for each individual
chip. It will also not scale with changes in offset. A workaround to this could be
to analyse the measurements automatically, as with the digital subtraction method,
and connect some digital logic to a programmable potentiometer. This could be a
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Figure 4.9: Amplifier Bias Nulling method (from [22]). A potentiometer controls the bias nulling
voltage that is applied to the first amplifier input stage. The potentiometer must be trimmed so
that the output from the first amplifier stage is rid of the bridge offset voltage.
numerical alternative to the Switching Feedback solution from section 4.6.5, but was
not investigated at an early stage in the development.
4.6.5 Switching feedback
This method is probably the most versatile, but also the one that requires the most
hardware to realize. It is in a way related to the Bias nulling method, in that it
does not influence the actual bridge currents, but rather attacks the problem at the
amplifier input, by forcing a bias voltage on the input to null out the offset. It can
be seen as an automatic self-calibrating variant of the Amplifier Bias Nulling method
from section 4.6.4. It also shares much of the same principle theory as the Digital
Subtraction method from section 4.6.2.
By applying continuous Set pulses and Reset pulses so that the sensor stays in Set
mode half of the time and Reset mode the other half of the time, the duty cycle of
the output square pulse will be 50%. As we can see on figure 4.10, and for the same
reason stated in the section on Digital Subtraction (4.6.2), this square pulse will be
symmetric around the Offset Voltage VOFF . By this follows that we can produce the
offset voltage by integrating this square pulse.
A principle circuit for the Switching feedback circuit is shown in figure 4.11. Am-
plifier U3 in this circuit works as an integrator, integrating the output from the first
differential amplifier stage (opamp U2). This integrator is inverting, so that the re-
sulting bias on the input of the first amplifier stage will null out the offset voltage, in a
similar way to the Amplifier Bias Nulling method. Because Vref is the zero-value ref-
erence of the integrator, the integrator will continuously adjust its ”sum” as a result
of the divergence of the net output voltage Vout1 from Vref. In its stabilized state,
the biasing voltage will therefore settle to just the right value so that output Vout1
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Figure 4.10: SR Switching Output (from [22]). As Set and Reset pulses are applied periodically
with equal distance between them, a 50% duty cycle square pulse voltage can be seen at the output
from the sensor. The average value, or the voltage level V out1 around which they switch, is the
Offset Voltage.
will stay swinging centered around the value of Vref, and the net value of Vout1 will
be Vref.
The final stage of this circuit is the demodulation of the square pulse, which is done
by synchronizing the amplifier U4 to the digital SR signal. Half of the time, when the
non-inverting input is connected to Vref, the amplifier works as an inverting amplifier
with unity gain. The other half of the time both the inverting and noninverting input
of the amplifier are connected to the same signal, Vout1. This means that the voltage
on the negative terminal will stay the same as Vout1 and so the (ideal) amplifier will
not amplify or weaken the signal. In reality there is a small input bias voltage on
the opamp that will cause a small change in the voltage on the output, but this is
negligible because the signal has by then already been amplified. More on this in the
sections on concept testing.
The disadvantage to this method is that it is the one that requires the most
hardware, and consumes the most power. It may also be the most complex, but is
by far the most interesting to investigate. The clearest advantage to this method
of dealing with offset is that it is versatile and, once developed, will automatically
calibrate to null any offset for any given chip. It does not require a magnetism-free
environment for calibration, and will also automatically make adjustments to poten-
tial temperature-induced offset changes. I will make the case that there is a relatively
high ceiling on how well this method can be implemented and, given enough time
and study, it may hold the key to the most robust and reliable magnetometer imple-
mentations. We shall see my attempt at implementing this circuit in the hardware
design section 6.3.
45
Figure 4.11: Switching Feedback Circuit Principle(from [22]). A square pulse seen on the output
Vout1 is integrated at the amplifier U3, and fed back to the input of amplifier U2. After the feedback
loop has settled, the resulting square pulse output from Vout1 will be centered around the reference
voltage Vref. The signal is then demodulated in amplifier U4 to create a smooth output.
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Chapter 5
Digital Control
This chapter will discuss the digital control section of the system. This subsystem
will perform a multitude of functions.
• Communication with the ICI-3 onboard encoder
• Timing of the digital SR signal (see section 4.5)
• Timing of the demodulation-signal for the Switching Feedback Circuit (see sec-
tion 4.6.5)
• Sample timing and communication with the ADC
• Auxiliary I/O for debugging
• Optional UART transmission
The following sections will discuss these points and what requirements they put
on the digital system.
5.1 ICI3 PCM Encoder
5.1.1 Overview
The interfacing and communication with the ICI-3 onboard encoder is defined in the
Hotel Payload interfacing document provided by Andøya Rocket Range [17]. This
is a document dealing with the general aspects of the PCM encoder. The encoder
interface supports both digital and analog modules, but only the digital module will
be discussed here. Format sheets are also provided [19] which detail how the encoders
in the ICI-3 rocket will be set up. The communication is performed as a synchronized
serial communication, where each instrument has a defined timeslot where it can send
its data. The timeslots are organized into major frames, minor frames, words and
bits. 8 bits constitute a Word, 144 Words (1152 bits) constitute a Minor Frame, and
64 Minor Frames (73728 bits) constitute a Major Frame. By careful timing using the
control signals from the encoder, the instrument drives the DATA signal to send its
digital data to the encoder. The control signal outputs from the encoder are:
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• SCLK: Serial Clock
• GATE
• MINF: Minor Frame
• MAJF: Major Frame
The Serial Clock is the heartbeat of the communication system. For ICI-3 the
frequency of the serial clock is 3.333333 MHz. This means that we have a Word rate
of 416.7 kHz, a Minor Frame rate of 2893.5 Hz, and a Major Frame rate of 45.2 Hz.
Each complete cycle of SCLK amounts to one data bit in the communication format.
All other control signals (GATE, MINF and MAJF) are updated by the encoder at
the Falling Edge of this clock. This means that we can use the Rising Edge of SCLK
to read the control signals (half a clock cycle later). The DATA signal will be read
by the encoder just before the Rising Edge of SCLK.
5.1.2 Frame Format
The ICI-3 rocket has two onboard encoders, TX1-main and TX2-slave. The two
SRADS MAG instruments will be connected to one encoder each, and as such have
different timeslots to adhere to. The reserved time slots in the TX1-main and TX2-
slave encoders are shown in tables 5.1 and 5.2 respectively. For both encoders, three
timeslots of two words have been assigned. In other words, each Minor Frame the
instrument can send three 16-bit values to the encoder. As we are going to use a
16-bit ADC to sample measurements from three axes simultaneously, this means that
we can take samples once every Minor Frame and send all the data to the encoder
during the same frame. This provides a sampling rate of 2893.5 SPS - the same as
the Minor Frame rate.
5.1.3 Control signals
As mentioned in section 5.1.1 there are, in addition to SCLK, three control signals
that the encoder uses to communicate with the instrument. We will here introduce
briefly what their function is.
MINF and MAJF
The Minor Frame signal is driven high for one clock cycle at the start of every new
Minor Frame. The exact details of this timing is not crucial for correct operation of
sending the measurement values in this project, because the transmitter will incorpo-
rate a GATE-driven data driver to transmit the data (see GATE ). The assertion of
MINF happens at the beginning of the first word in each Minor Frame, and we can
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Word
0 Sync Sync 7
8 15
16 23
24 31
32 MSB LSB 39
40 47
48 55
56 63
64 71
72 79
80 MSB LSB 87
88 95
96 103
104 111
112 119
120 127
128 MSB LSB 135
136 143
Table 5.1: TX1-Main Minor Frame (simplified)
Word
0 Sync Sync 7
8 15
16 23
24 31
32 39
40 MSB LSB 47
48 55
56 63
64 MSB LSB 71
72 79
80 87
88 MSB LSB 95
96 103
104 111
112 119
120 127
128 135
136 143
Table 5.2: TX2-Slave Minor Frame (simplified)
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read out the signals using the Rising Edge of the SCLK-signal. The MAJF signal is
used to signify the start of a new Major Frame and will be driven in the same way
as the Minor Frame signal at the start of the first word in the Minor Frame, except
not every Minor Frame, but only the first Minor Frame in each Major Frame (every
64 Minor Frames). Both the MINF and MAJF signals can be used to drive Minor
Frame and Major Frame counters respectively, which can be used by the digital logic
to keep track of time and be synchronized with the encoder. They can be used to
initiate measurements that should occur at specific times, reset registers, or prepare
the right data to be sent at the right timeslots.
GATE
This signal is used to control the readout of data from the instrument. While the
Minor Frame and Major Frame signals are used for preparing the data to be sent,
the GATE signal is the signal that actually initiates the transfer of data. Figure 5.1
shows the principle of the GATE signal operation.
Figure 5.1: GATE timing [17]. As the GATE signal goes high, there is between one and 1.5 clock
cycles until the first data bit is sampled at the encoder. When a high GATE signal is detected on
the rising edge of SCLK, we can make the first data bit ready for sampling.
The instrument should check for a high GATE on the rising edge of SCLK and
react to it by making the first bit available for transmission. The first bit will then be
sampled by the encoder within one clock cycle, as illustrated on the timing diagram.
The subsequent bits shall be shifted out as long as the GATE signal stays high.
5.2 Timing requirements
In the previous section we saw that the ICI3 encoder employs a custom interface,
documented by specific formats and timings. Especially the GATE signal requires
extensive control to handle correctly, and a programmable logic device and VHDL
code are suitable tools to deal with this kind of task.
The SR control signal benefits from exact timing control, and knowing that we
will be synchronized with the on-board encoder, it is only natural that we derive
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these timings from the serial clock and communication formats. The demodulation
signal should most likely be in synch with the SR signal (see section 4.6.5) but, as the
sensor output voltage might be somewhat delayed in respect to the actual SR pulse,
it is beneficial to have the ability to skew the demodulation signal by a number of
clock periods in respect to the SR signal.
The time of the sampling/data conversion should also be synchronized with the
encoder formats, and preferably done at a time when the electrical noise in the system,
such as ground noise produced by switching during MINF flanks, is at a low. For
that reason it will be crucial to be able to have accurate control over this timing.
All in all, timing requirements suggest that a programmable logic device such as
a CPLD or FPGA will be suitable for the task.
5.3 Arithmetic/Procedural requirements
The demands on the arithmetical abilities of the digital logic will be low. The task of
this system is to synchronize itself to the encoder, control sampling via binary signals,
communicate with the ADC, and shift data bits out. Little to no mathematical
operations will be done on the data in logic. These functions can be done by a
microcontroller and a CPLD equally well.
5.4 Communication
Communication with an ADC is normally straightforward with a microcontroller.
Hardware SPI/I2C blocks make this type of task simpler to realize than in VHDL
code. As we shall see in the sections 6.1 and 7.5, communication with the ADC
is generally well documented and feasible in a VHDL-environment. The Auxiliary
UART transmission would require almost no work to realize in a microcontroller,
and clearly favours that choice in digital logic, though a custom ”built from scratch”
UART provide interesting opportunities like customizing bitrate.
5.5 Input and Output
For the realization of this design, we need to consider the minimum requirement for
the number of I/O-signals. For the PCM-interface, five logical signals are needed.
We will be communicating with three Analog to Digital Converters (ADCs), one for
each magnetometer axis, and considering a total of three pins per ADC, we are up
to nine signals. The Set/Reset signal needs one signal, the demodulation signal (see
section 4.6.5) needs at most one signal for each axis, so there are an additional four
required signals. The bare minimum number of digital signals needed for this design
is therefore 5+9+4 = 18. Reserving some signals for auxiliary I/O ports for alternate
communication, debug-signals and/or jumpers/buttons/switches, a good estimate for
signals needed might be 30. Most CPLDs and Microcontrollers available today offer
this amount of I/O ports, so this does not favour one or the other technology.
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5.6 Programmable logic
Taking the discussion of the previous sections into account, the choice falls on a
programmable logic device. This choice is reinforced by successful earlier implemen-
tations of interfacing the same type of encoder using programmable logic devices
[5] [2]. In these cases the Altera MAX and MAXII devices were used, and taking
advantage of this past experience suggests using a similar device as a starting point.
5.7 Altera MAX II Development board
The Altera MAX II Development Board (hereafter referred to as the devboard) is
a platform for evaluating MAX II features and prototyping CPLD designs. At the
heart of the board sits the EPM1270F256C5N chip, which is a MAX II CPLD with
1270 logic elements in a 256-pin FBGA package. Among the features of this board
are: A 66Mhz external oscillator that can be used for clocking the CPLD, a JTAG
interface, 10 Multi-purpose LEDs, and many of the MAX II I/O pins are accessible
through Altera’s Expansion Prototype Headers1. All in all, this is a suitable board
for exploring the MAX II architecture.
5.8 The Max II device family
All the MAX II family devices are compatible in terms of features, and although the
initial development was done on the MAX II development board with a general MAX
II chip, the principles of operation are the same. The family has smaller devices and
both the MAX II G and the MAX II Z devices were considered, the main differences
being that they draw less power and have a smaller footprint than the original.
5.8.1 MAX II Z
The MAX II Z was the first device to be considered. It is available with 240 or 570
Logic Elements (LEs), which both should be enough for this application. It comes
in 68 or 100-pin Micro Fineline Ball Grid Array (MBGA) packages which are tiny
packages with footprint areas of 5mm ∗ 5mm and 6mm ∗ 6mm respectively, while the
pads are configured in a ballgrid with 0.5mm spacing. The main advantage of this
chip compared to its bigger brothers, aside from the size, is that it consumes very
little power. The idle current stated from the manufacturer is 25µA. However, it
was decided not to use this chip based on the fact that card production might prove
unnecessarily challenging, and the space constraints on this project are not that tight
(see section 7.1).
1One 40-pin, one 20-pin and one 14-pin standard double pinrow connectors
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5.8.2 MAX II G
The chip chosen for the design would be the MAX II G. With a stated 2mA of supply
current, it is not exactly power hungry, and the packages available for this chip are
bigger and easier to handle when it comes to card-production. It comes in several
different packages, but the 100-pin Thin Quad Flat Pack (TQFP) was chosen for its
relative small size, measuring 11mm ∗ 11mm. This package is available with 240 or
570 LEs which should be more than enough, and with a maximum of 80 I/O-pins
available it is more than versatile enough for the task. To make sure we have some
headroom in terms of logic in the CPLD, a 570 LE chip would be good, and the actual
chip used in the final design was the EPM570GT100C5N, which means it is a 570
LE MAX II G in a TQFP100 package, commercial edition with a speed grade of 5.
Speed grade is not a real issue in this design, as all speed grades are more than quick
enough to handle the clock speeds we will be operating at; a maximum of 5.5Mhz
(see section 7.4).
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Chapter 6
Concept testing
Figure 6.1: Test setup with Altera MAX II Development board and a breadboard. The breadboard
contains an HMC1043 on a small breakout board, the SR circuit and the Switching Feedback Circuit.
This chapter was written to give an insight into the process of the early develop-
ment and concept testing. The focus was on four important aspects of the system, the
CPLD, interfacing of the ADC, the SR circuit and the Switching Feedback circuit.
The CPLD naturally takes part in testing the other three, so it will not be tested
separately.
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6.1 ADC
The ADC used during the initial development was the LTC1864L from Linear Tech-
nology, a 16-bit 150kSPS single channel differential input ADC. Some features of this
device are:
• Small package (MSOP8)
• Accepts low supply voltage (min 2.7V)
• Supports a serial clock of upto 8MHz
• Low power consumption, Typical: 450µA, Shutdown: 10µA
• Easy interfacing with SPI
• True differential inputs1
Figure 6.2: LTC1864 simple application, from [28]. As IN- is tied to GND, IN+ functions as a
single-ended input. As VREF is tied to VCC , the dynamic range is 0 to VCC .
The initial testing of this device was performed using a typical application circuit
found in the datasheet of ADC (figure 6.2). Connecting VREF to 3V gives the ADC a
range of 3V on the inputs. As the IN- pin is tied to GND, the measuring range of IN+
is 0-3V. The IN+ pin was simply connected to a power supply with an adjustable
voltage source. A 2.2uF tantalum capacitor was connected in parallell with the 1uF
ceramic capacitor. There are two digital input signals, CONV and SCK, and one
digital output signal SDO. They were connected directly to the CPLD via the expan-
sion prototype headers. The functions of these pins are illustrated in figure 6.3. The
CONV signal is the enable signal of the ADC. When it is pulled high, a conversion is
1This would turn out to be the disappointment of the device. Although the datasheet states True
differential inputs under Features, upon closer examination, it does not actually support negative
differential inputs (IN+ lower than IN-). The part was eventually replaced by a pin-compatible
device from Analog Devices, AD7864 (more on this issue in section 7.5)
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initiated. After a time of tCONV = 4.66µs(maximum) the conversion is complete and
the data is ready to be transmitted. Pulling CONV low at this point initiates the
transmission and every falling edge of SCK will now shift out a new bit, MSB first.
After the last bit has been shifted out, subsequent falling edges of SCK will produce
0’s. Stopping the SCK switching will put the SDO into a high impedance state, and
the cycle is complete. As we can see, it is possible to take advantage of a built-in
sleep mode by delaying the transfer more than tCONV . Taking full advantage of this
behaviour can lower the current consumption slightly, but that has not been a focus
in this work.
Figure 6.3: LTC1864L communication interface, from [28]. Applying a rising flank on the CONV
signal initiates an analog to digital conversion. After a defined amount of time tCONV , a falling
flank on CONV together with applied serial clocks starts the data transfer.
A block diagram of the VHDL code used to test this setup is shown in figure 6.4.
The complete code is displayed in appendix A. The mclk input is the 66Mhz master
clock. This is divided by 20 to produce clk, the 3.3 MHz system clock. The ADC
state machine is the main control block, and handles the startup-phase, producing
the asynchronous reset signal rst, which is asserted at startup to reset all registers
to known values. This state machine also controls the ADC-communication. A
customizable sample timer signals the state machine to initiate a sample cycle by
asserting start conv for one clock cycle of clk. The state machine then goes through
the stages of the communication with the ADC (see adc ctrl.vhd in appendix A
for details). The SDO signal is connected directly to a 16-bit shift register that is
synchronized to the SCK clock controlling the ADC. In that way, the data is shifted
in automatically. When the data has been completely shifted into the register, the
state machine signals the rest of the system by driving the signal new data high for
one clock cycle. The shift register is transparent internally, so that all the data bits
can be accessed simultaneously. In this test system, ADC functionality is tested by
visualising the measurement on the multi-purpose LEDs of the devboard. The four
most significant bits of the sampled data are connected to four of the LEDs.
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ADC_TEST
mclk clk
clkdiv20
mclk
maxcount
rst
clk
Sample Timer
led_n (1:4)led_i (1:4)
LED register
rst
clk
reset_n
indata
start_conv sck_en
conv
adc_data(15:0)
ADC_state_machine
rst
clk
Shift16
clk new_data
reset_n
sdo
adc_data(15:12)
sck_en
clk
conv
sck
new_data
rst
Figure 6.4: The block diagram shows the main building blocks of the ADC test code. The ADC
State Machine block controls the ADC timing signals according to the timing diagram in figure 6.3.
The SDO output from the ADC is shifted into a 16-bit shift register and the 4 most significant bits
are displayed on four of the LEDs on the development board.
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6.2 Set/Reset circuit
6.2.1 Required current/voltage
In section 4.5 the need to Set and Reset the magnetic domains of the HMC1043 sensor
was discussed. A current with a peak value of 1A must be driven through the SR
strap between SR+ and SR-. Considering we have 3V to work with, the first question
to assess is: Will we get a current pulse with a high enough peak value using 3V? To
answer this question, the maximum resistance of the SR strap must be considered.
The SR strap of the HMC1043 has a nominal resistance of 2.5Ω, but the maximum
value is 3Ω. The good news is that 0.8A is stated as the minimum pulse peak value.
As the SR cycles will be run at high frequency of about 2.9kHz, it should give the
sensor good and stable sensitivity.
6.2.2 Circuit principle
Figure 6.5: Totem Pole SR circuit principle based on figure [23]. The figure was modified to use 3V
instead of 5V for supply and logic voltages, to reflect the tests performed during development. As
the voltage in point 1 is switched synchronized with the gate voltage in point 3, current is pumped
through the capacitors C1 and C2.
The Honeywell application note on SR functionality [23] gives a few suggestions
on SR circuits. The ”Totem Pole” circuit illustrated in figure 6.5 shows how both
Set and Reset functionality can be achieved using MOSFET transistors connected as
a cMOS inverter to pump charge through the SR strap (Rsr1 and Rsr2). A square
59
pulse is applied at the common gates of the nMOS (X2) and pMOS (X1) transistors.
When the gate voltage is high, the nMOS is open and the pMOS is closed, resulting
in a negative charge build-up (0V) in capacitors C1/C22. The moment the gate
voltage switches to low, X1 is quickly opened while X2 closes, effectively shorting
the negatively charged C1/C2 and the positively charged capacitor C3. C1/C2 will
quickly discharge through transistor X1 resulting in a sudden pull of negative charge
into C1/C2 from the right side and, as a result, a current pulse will be driven through
the SR-strap. Capacitors C1/C2 will then settle with positive charge and stay charged
until the gate voltage changes once again. When the gate voltage switches back to
high, X1 will close and X2 will open, resulting in a short between the positively
charged C1/C2 and GND. Negative charge is pulled from GND through X2 and
pushed through capacitors C1/C2 resulting in a current through the SR strap the
opposite way. The capacitors once again settle with their negative charge, and one
SR cycle is complete.
6.2.3 PSpice simulation
To verify the concept behind the SR circuit, a schematic as shown in figure 6.6 was
drawn and simulated in PSpice. The Magnetometer SR strap is modelled as a resistor
with a worst-case value of 3Ω, which is the stated maximum. As we will see in section
6.2.5, to ensure quick switching an extra cMOS inverter stage is employed. Spice
models were downloaded from the International Rectifier website, to apply a degree
of realism to the simulations. The goal however, was to test the circuit principle
and get insight into values which are complicated to measure in real-life component
tests, like the switching current through transistor M15. The stimulation file VSR.stl
controls the programmable voltage source, and its content is shown in 6.1. It starts
out and stays at 0V until 1µs has passed. It then rises to 3V with a rise time of 1ns
and stays there until the 7µs mark. It then falls to 0V again with a fall time of 1ns.
In this model the C3 ”charge battery” capacitor from figure 6.5 serves no function and
is omitted, as the Voltage source in PSpice is ideal and can supply current infinitely
fast.
1 + ( 0 , 0)
+ ( 1 .000 e−6, 0)
+ ( 1 .001 e−6, 3)
+ ( 7 .000 e−6, 3)
5 + ( 7 .001 e−6, 0)
Listing 6.1: Stimulation file VSR.stl
Looking at the simulation result in figure 6.7, we see that the first current pulse
reaches a peak value of 2.56V/3Ω = 0.85A. The expected time constant for the
current pulse, the time when it reaches a factor 1/e of its peak value, is given by
equation 6.1.
2As capacitors C1 and C2 are placed in parallell, they can essentially be considered as one
capacitor of twice the size.
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irf7317p
M14
0.2u
C2
irf7338-n
M21
+
-
FILE=VSR.stl
V3
RG1
120
RG2
12
3
Rsr
irf7338-p
M19
irf7317n
M15
+
-
3V
V2
VV
V
Figure 6.6: The circuit used to test the totem pole circuit principle in PSpice. A double inverter
stage is employed to make sure that the gates of the power-transistors M14 and M15 can be charged
fast enough for a sharp current pulse. The SR strap is modelled as a resistor Rsr = 3Ω.
τ = C2 ∗Rsr = 0.2µF ∗ 3Ω = 0.6µs (6.1)
Considering the first current pulse, we notice that the 1/e value of this voltage
peak is calculated to approximately 0.94V. A point near this value was chosen to find
the decay time of this pulse, and reading out from the graph; τ = 2.07µs− 1.43µs =
0.64µs. For the second current pulse, the 1/e value is approximately 0.98, and the
decay time is found to be τ = 7.94µs− 7.33µs = 0.61µs. We notice that the second
current pulse is closer to the ideal both in terms of current peak value and time
constant. The reason for this might be that the transistor doing the actual conduction
of the current in the second pulse, is an n-channel MOSFET, which has faster turn-on
time as well as lower on-resistance than the p-channel. We will discuss this further in
section 6.2.5 on transistors. Another thing we note is the large current peak of more
than 4A through transistor M15 (the blue trace on figure 6.7). This is switching
current arising from misaligned n-channel and p-channel timings. Looking at the
IRF7317 datasheet, we find that the n-channel has a fast turn-on time (8.1ns) and
rise time (17ns) while the p-channel has a slow turn-off time (42ns) and fall time
(49ns). The result is a relatively long period of time (91ns - 25ns = 66ns) where both
transistor channels are fully or partially open and current flows from 3V to GND.
61
Time
0s 2us 4us 6us 8us 10us 12us
I(M15:s) V(M14:g) V(M14:d) V(C2:2)
-5.0
0
5.0
(2.0679u,942.083m)
(1.4308u,2.5552)
(7.9444u,-973.289m)
(7.3289u,-2.6597)
Figure 6.7: Simulation of the Set Reset Totem Pole circuit from figure 6.6. The colours of the
graphs correspond to the I and V measurement probes placed on the PSpice schematic in figure
6.6. The peak values of the current pulses are marked for both current pulses, along with the time
stamp, as well as the approximate 1/e-values.
6.2.4 Breadboard setup
Some SR circuit prototypes were tested on a breadboard connected to the Altera
MAX II development board.
A block diagram of the VHDL code used to test these setups is shown in figure
6.8. The complete code is reproduced in appendix B. The CRU component takes the
main 66Mhz clock from the board as input. Internally it divides the clock by 20 to get
a clock frequency of 3.30 Mhz, similar to the ICI-3 SCLK frequency. It also contains a
powerup state machine which produces an asynchronous reset signal used to initialize
all registers. The Reset Timer is a simple counter that drives the maxcount signal
high for one clock signal when it reaches its max count. It is used to initiate an SR
cycle. TheMAG SR Logic unit drives the actual Vsr signal, which is used to drive the
gate of the first transistor stage as seen in figure 6.6. It is a customizable component
that takes a generic signal to adjust the number of clock cycles between the Set and
Reset pulses. The LED blocks were used for switching the LEDs with a constant
frequency for the purpose of visual feedback of a running system. The clk out signal
was simply used to verify the clock frequency on the oscilloscope. The demodulation
signals were not used for the SR test, more on those signals in section 6.3.
The significance of on-resistance
When we have a VCC of 3V to work with, and want to achieve a peak current
of Imax = 0.8A through the SR strap which has a resistance of typ. RSR = 2.5Ω, it
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SET_RESET_TEST
Vsr
demodulate_pos
mclk rst
clk
vsr_i
CRU
MAG_SR_Logic
rst
start_sr
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rst
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switch_led
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Figure 6.8: The block diagram shows the main building blocks of the SR test code. The Reset
Timer determines the timing of the Set and Reset pulses. The Vsr signal is connected to the gate of
the first cMOS inverter stage. The demodulation signals are used for the Switching Feedback circuit
tested in section 6.3.
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becomes clear that the on-resistance of the transistor will be important. Equation 6.2
shows that the theoretical max current through the SR strap (for a typical component)
will be Imax = 1.2A.
Imax =
V CC
RSR
=
3V
2.5Ω
= 1.2A (6.2)
This is a theoretical maximum, assuming we have an infinitely steep flank. The
slow discharge from capacitors C1 and C2 (figure 6.5) during the opening of the
transistors will ensure that the curve will not be that steep and the peak will be
smeared out, resulting in a lower maximum current value. There is not much leeway,
and the on-resistance of the transistors must therefore be as low as possible. The
turn-on and turn-off times of the transistors are also of importance as they determine
the flank of the current pulse. A compromise must be made between short delays and
low on-resistance, as they are normally mutually exclusive.
6.2.5 HEXFET power transistors
In the suggested totem pole circuit, Honeywell uses the IRF7509, which is an Inter-
national Rectifier HEXFET3 power transistor. It contains a pMOS and an nMOS
transistor in a single package. By inspecting the datasheets of several similar transis-
tors, some were selected for testing, including the IRF5851, IRF7317 and IRF7338.
These are all pMOS/nMOS combination packages.
IRF7317
The IRF7317 is a power-horse transistor in an SOIC-8 package, with a specified
RDS(on) of only 29mΩ for the nMOS and 58mΩ for the pMOS. It is rated to channel
more than 20A of current with only 3V of gate-to-source voltage and a low drain-to
source voltage of less than 1V (more than 20A for the pMOS). However, it has a
relatively large total gate charge of typically of 18nC and 19nC (at VGS = 4.5V for
n- and p-channel respectively. The MAX II I/O ports can deliver a maximum current
of 25mA. We can make an estimate of the order of the time it takes the CPLD to fill
the gate using equation 6.4 and 6.3 [27].
tn = QG/I =
18nC
25mC/s
≈ 0.72uS (6.3)
tp = QG/I =
19nC
25mC/s
≈ 0.76uS (6.4)
This makes for a rough estimate of the time it takes to turn the transistor on
completely. We must take into account that the gate charge is stated for VGS = 4.5V .
The graphs on figure 6.9 and 6.10 show that at VGS = 3V the on-resistance will be
below 15mΩ for the n-channel and below 65mΩ for the p-channel, both given for high
drain currents ID > 5A.
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Figure 6.9: IRF7317 n-channel on-resistance, from [26]. As the gate-to-source voltage reaches 2V,
the on-resistance drops rapidly from around 40mΩ to below 25mΩ at 2.5V gate-to-source voltage.
Figure 6.10: IRF7317 p-channel on-resistance, from [26]. The p-channel has a higher resistance
than the n-channel, and stays above 60mΩ even at 3V gate-to-source voltage. It will prove a bit
more tricky to get the p-channel gate down to a low resistance quickly enough.
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Figure 6.11: IRF7317 n-channel gate charge, from [26]. The total gate charge graph shows how the
gate voltage flats out at just below 2V gate-to-source voltage. This is because the gate is absorbing
all the charge that is fed into it. During this stage it is important to fill the gate as quickly as
possible to avoid a ”half-open” state.
Figure 6.12: IRF7317 p-channel gate charge, from [26]. We see the same tendency for the p-
channel as for the n-channel, only it takes even longer to fill the gate. Here it is even more crucial
to fill the gate quickly as the gate charge required for low on-resistance is larger.
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Figure 6.13: Oscilloscope measurement of a SR current pulse using the IRF7317 with the inverter
gates driven directly from the CPLD I/O port. Yellow is gate voltage. Green is the voltage over the
SR strap model. Bottom red is the digital interpretation of the gate voltage. We can see the ripple
as the CPLD tries to drive the gate of this monster transistor.
Figures 6.11 and 6.12 show that the typical gate charge for VGS = 3V is still in
the neighbourhood of 15nC for p-channel and 13nC for n-channel. Substituting these
charge numbers into equations 6.3 and 6.4 give us equations 6.5 and 6.6.
tn = QG/I =
13nC
25mC/s
≈ 520ns (6.5)
tp = QG/I =
15nC
25mC/s
≈ 600ns (6.6)
Even with these modified timings, the point is made that it is worth investigating
if the I/O port itself can turn on the transistors quickly enough to produce the steep
voltage flank needed. Figure 6.13 shows an attempt to perform a set-reset pulse with
a single IRF7317. The gates are driven directly from a CPLD I/O port through
a 94Ω series resistor. This gives a max output current of ≈ 36mA which is more
than the recommended maximum value, although it will be just a short current peak
of less than 1µs. As the SR strap has a mostly resistive impedance, the strap is
modelled with a resistor RSR = 3Ω. We see that the first pulse has a peak of about
1.65V/3Ω ≈ 0.55A. The second one has a peak of more than 2V/3Ω = 0.67A.
3HEXFET refers to the shapes used in the mesh structure of the source metalizations on the die.
The mesh structure has a hexagonal shape to minimize die size and maximize the channel density.
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The capacitance in series with RSR is 0.4uF , which is the highest value used in
these tests, but it should give an idea of the maximum attainable peak value. The
yellow graph is the voltage at the gates of the IRF7317, while the green graph is the
voltage across RSR. As the load is resistive, the voltage is proportional to the current.
We can take note of several points on these graphs. The transistors start turning on
at around VGS = −2V for n-channel and VGS = 2V for p-channel. We notice that
the first flank is less steep than the second flank. This is because the first current
pulse is flowing through the p-channel and the second one through the n-channel.
Substituting the new capacitance value into the equation 6.1 for the time constant
we get an expected time constant of
τ = C ∗RSR = 0.4µF ∗ 3Ω = 1.2µs (6.7)
This means we would expect the voltage to reach 1/e ≈ 1/2.718 ≈ 36.8% of its
peak value after 1.2µs. We see however that the peak of the first pulse is smeared
out, and the 1/e value 36.8% ∗ 1.65V = 607mV is reached only later. On the second
pulse however, it is easier to recognize the time constant, as 2V has fallen to about
0.8V after approximately 1.2µs, which constitutes a fall to 40% of the original value.
This is not surprising, considering the n-channel transistor delivers the current for
this pulse, which means it turns on faster as well as provides a lower on-resistance
when turned on. As we saw earlier both the gate charge and the on resistance of the
p-channel is larger, so this is a natural effect.
IRF5851
The IRF5851 is a lighter transistor in an MSOP-8 package. At VGS = 3V the on-
resistance is 85mΩ for the n-channel (ID = 2.7A) and about 170mΩ for the p-channel
(ID = −2.2A). The total gate charge is about 2.5nC for the n-channel (at VDS = 10V )
and 2.5nC for the p-channel (at VDS = −10V ). Comparing the IRF5851 to the
IRF7317 uncovers that the latter is far easier to drive. The measurements on figure
6.14 were taken with the IRF5851. The setup was the same as for the IRF7317, except
that the series resistor used was 90Ω instead of 94Ω, but the difference is negligible4.
The figure shows a noticable difference in the slope and the max value of the current
pulse, in both the first and the second pulse. This result suggests that the gate of
the IRF7317 is not driven with enough current.
IRF7338
Lastly, we will take a look at the IRF7338. It falls in between the IRF5851 and the
IRF7317 in terms of both gate charge and on-resistance. At VGS = 3V it has an on-
resistance of about 45mΩ for the n-channel (ID = 6.3A) and 100mΩ for the p-channel
(ID = 3.0A). The total gate charge is about 4.5nC at the n-channel (for VDS = 6V )
and about 2.5nC at the p-channel (for VDS = 12V ). This transistor was tested in
4This is backed up by analysis of other measurements made with larger resistors (> 200Ω), still
showing improvements over the IRF7317, but this value was the closest to 94Ω on record
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Figure 6.14: IRF5851 SR current pulse. This transistor is easier to drive than the IRF7317 which
is reflected in the peak values for both channels. Again the p-channel smears out the peak of the
first pulse, by not dropping its on-resistance fast enough. Values are marked as on figure 6.13 for
comparison. Bottom red is the digital interpretation of the gate voltage.
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Figure 6.15: IRF7338 SR current pulse. Gate resistor is 120Ω. Yellow is gate voltage, green is
the voltage over RSR. Results place in between the IRF7317 and the IRF5851. Bottom red is the
digital interpretation of the gate voltage.
the same setup as the two others, but with a series resistor of 120Ω. The result of
this measurement is shown in figure 6.15. Not surprisingly, the IRF7338 places in
between the IRF5851 and the IRF7317 in terms of results. The slope of the pulse is
steeper than its bigger cousin IRF7317 but somewhat less steep than the IRF5851.
We notice that the gate voltage takes longer to reach the low state for the first pulse
and similarly to reach the high state for the second pulse. These regions correspond
to the flat regions we see on the gate charge graphs in figures 6.11 and 6.12 for the first
and second pulse respectively. The gate charge is building up while the gate voltage
stays largely unchanged. During this time the on-resistance has already dropped and
the current has started flowing, so the key to a nice sharp current pulse is to increase
that gate charge (i.e. decrease that on-resistance) as quickly as possible.
The reader might wonder if there would be something to gain from lowering the
series resistance and simply push the I/O port to the limit. Figure 6.16 illustrates
the tendency of the signal to become rippled by lowering the series resistance (a 12Ω
resistor was used for this measurement).
6.2.6 The two-stage switcher
To take advantage of the low on-resistance of the IRF7317, ways to buffer the CPLD
I/O output were explored. At an early stage, an attempt was made at using a Bipolar
Junction Transistor to amplify the I/O current. It would turn out that the result was
not optimal, largely because of the need to rely on a strong pull-up resistor for the
rising flank.
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Figure 6.16: IRF7338 SR current pulse Gate resistor is 12Ω. We notice the ripple on the gate
voltage (yellow) and the resulting ripple on the output voltage pulse (green). This happens because
the CPLD I/O pin cannot stabilize the gate voltage with such low load resistance. (Note: this
measurement was taken with a capacitor C2 = 200nF instead of 400nF in series with RSR). Bottom
red is the digital interpretation of the gate voltage.
It would turn out that another cMOS inverter was better for the first stage, and
after testing numerous setups with various values for series transistors, a good setup
was found. IRF5851 and IRF7317 were connected as shown on the PSpice schematic
in figure 6.6 (except that the IRF7338 on the schematic is replaced by the IRF5851).
Figure 6.17 shows the measurements from this setup. Again, the green curve is
the voltage on the gate of the IRF7317 inverter. In this measurement an averaging
function on the oscilloscope was used, hence the noise-less lines. We can see that the
voltage stays above at least 2.35V for more than 100ns. This amounts to a current
value of ISR = 0.94A with a typical SR resistance of 2.5Ω. If we use the worst-case
value for the resistance of RSR = 3Ω, a current peak value of ISR = 0.78A is found,
which is just below the stated minimum. Thus, as long as we do not encounter
non-typical parts with a high Strap Resistance we should be fine. The temperature
coefficient of the SR strap is high (max. 4100ppm/◦C), and amounts to about 0.5Ω
for a temperature swing of 50◦C. A system experiencing high temperature swings
should therefore consider using a different solution for the SR circuit (see chapter 10).
A series capacitance of Cseries = 300nF was used in this measurement (compared
to the 400nF seen in the previous section), which leads a shorter duration of the Set
and Reset pulses. We notice the time constant of τ = 0.3µF ∗ 3 = 0.9µs and check
the graph for adherance to the same pattern of 1/e decay after a time of τ . The first
pulse decays to approximately 33% within time τ , which is surprisingly fast. This
might be because the actual (ideal) peak comes sooner than measured. The second
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Figure 6.17: IRF5851 and IRF7317 SR current pulse. This measurement uses a capacitor value of
C2 = 300nF in series with RSR. Green is the gate of the IRF7317 inverter. Yellow is the voltage
across RSR. When we measure slightly below the peak, we find a value that is kept for at least
100ns (one tenth of a grid square).
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pulse decays to approximately 40% after τ , which more in tune with the expected
figure.
6.3 Switching feedback circuit
Figure 6.18: A breakout board with an HMC1043 magnetometer (Thanks to the Microelectronics
Lab at the Institute of Informatics, for help with producing this small pcb.) The pad spacing is
0.5mm, and some soldering rework was required to achieve proper connection for all the pads.
For this test, a breakout board was made for the HMC1043 magnetometer (see
figure 6.18). This was placed in a breadboard configuration which was connected to
the Altera MAX II development board (see figure 6.1). The code used during these
tests is identical to the code used for the SR circuit test in section 6.2.
As discussed in section 4.6.5 on page 44 the Switching Feedback Circuit will take
advantage of the Set and Reset modes of the magnetometer to get opposite polarity
measurements. This output will be integrated and applied as a bias to the input of
the first amplifier stage. To assess the hardware requirements of this circuit there are
several elements that need to be considered. Keeping in mind figure 4.11 on page 46
we will discuss these elements in the coming sections.
6.3.1 PSpice: Switching Feedback
Figure 6.19 shows the switching feedback circuit implemented in a PSpice sche-
matic. It does not include the demodulation stage, which was simulated separately.
To simulate the square pulse output from the magnetometer, inputs V+ (V34) and
V- (V23) were stimulated as shown in figure 6.20. The values in the figure are given
in mV. The stimulation was set up to introduce an offset. We see that Vdiff cycles
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Figure 6.19: PSpice Switching Feedback schematic. This is essentially the same circuit shown in
figure 4.11 in section 4.6.5, but without the demodulation stage. See that section for a description
of the circuit principle. V23 and V34 are the stimulation voltages used to model the magnetometer
output. Resistors R48 and R41 as well as inductor L8 were connected to allow simulation.
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from +6 to -2, so it is actually a square pulse of amplitude ±4mV . Amplified by a
factor of 50, we get a square pulse of ±4 ∗ 50 = ±200. As the opamp is connected
as a differential amplifier with a reference of VREF = 1.25V we expect the output
to swing around VREF with an amplitude of 200, from 1.050V to 1.450V. As we see
on figure 6.22 the simulated output values are 1.448V and 1.052V, which means that
we are pretty close to the expected output. This result can be improved further by
increasing the time constant, which means that the output settles slower. This leads
to long simulation times and large datasets to handle. Another thing that can be
changed is the feedback bias resistor R49. Giving it a higher value will increase the
accuracy of the results, but it leads to bias voltages (at the output of the integrator)
closer to the border of operation (0V or 3V, depending or polarity), so that should be
used with caution. In figure 6.21 we can see that voltage represented as blue squares.
Figure 6.20: Stimulation for the Switching Feedback simulation. Figures are given in mV, and
the amplified values are relative to VREF = 1250mV because of the differential amplifier setup. The
amplification in the circuit was 50.
6.3.2 PSpice: Demodulation
The demodulation circuit was simulated separately using the circuit shown in figure
6.23. The two switches open and close once, so we simulate one cycle of the demod-
ulation. The stimulation for the simulation is a square pulse V1 switching between
750mV and 1750mV with a pulse width of of 175µs, starting by going to 1750mV
(or 1250mV + 500mV). At the start, U8 is open and U7 is closed. That means only
V1 is present on both inputs of the opamp, and the opamp is working as a voltage
follower. At this point 1750mV is present both on the output and the input. After
175µs the input voltage switches to 750mV (or 1250mV - 500mV). At the same time,
the switch U7 closes, applying 1250mV on the non-inverting input of U1. At this
point the amplifier is working as an inverter, inverting the input around 1250mV,
leading to an ouput of 1250 + 500mV = 1750mV . The simulation results are shown
on figure 6.24.
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(A) OffsetFeedback.dat (active)
           Time
0s 50ms 100ms 150ms 200ms 250ms 300ms
V(R49:1) V(R41:2) V(V34:+) V(V23:+)
0.8V
1.0V
1.2V
1.4V
1.6V
Figure 6.21: PSpice Switching Feedback simulation. Green is the switching output voltage. Blue
squares represent the bias voltage at the output of the integrator. The red and orange traces are
the modelled non-amplified magnetometer output voltages.
(A) OffsetFeedback.dat (active)
           Time
299.0000ms 299.5000ms298.6995ms 300.0000ms
V(R49:1) V(R41:2) V(V34:+) V(V23:+)
1.0V
1.2V
1.4V
1.5V
(299.383m,1.0519)
(299.343m,1.4480)
Figure 6.22: PSpice Switching Feedback simulation zoomed in on the area after the ouput has
settled. We take note of the positive polarity value of 1.448V and the negative polarity value of
1.052V.
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Figure 6.23: PSpice Demodulaction schematic. Based on the demodulation stage of the switching
feedback circuit in figure 4.11 in section 4.6.5.
(A) Demodulation.dat (active)
Time
100.0us 200.0us 300.0us 400.0us 500.0us23.1us
V(R7:2) V(V1:+)
0.8000V
1.0000V
1.2000V
1.4000V
1.6000V
1.7855V
Figure 6.24: PSpice Demodulaction schematic
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6.3.3 Raw Output
In section 4.3 it was determined that the minimum voltage step of the raw mag-
netometer output will be around 300nV . If a worst-case estimate of noise is taken
into consideration (see section 4.4), the smallest measurable voltage will be in the
range of 1.6µV . The true attainable resolution most likely lies somewhere in between
these numbers. The fact remains that we have the challenge of measuring a voltage
difference in the order of 1µV .
6.3.4 Opamp selection
There are two crucial properties that are important for the selection of the Operational
Amplifiers to use in this circuit, Input Offset Voltage and Slew Rate.
Input Offset Voltage
An ideal operational amplifier setup with a gain of 1, will have an output exactly
the same as the input. In reality, there will be a small difference between the input
and the output voltages, and that difference is the same as the input offset voltage.
With higher gains, the output offset voltage scales with the gain. For our application,
where the voltage to be measured can be as low as < 1µV , the input offset voltage
becomes an important property of the opamp.
Slew Rate and GBP
The output from the differential amplifier seen in figure 6.19 should have a square
pulse output with a frequency of about 2.9kHz. For optimal functionality of the
demodulation circuit, the square pulse should have flanks as steep as possible, to
ensure that the switching happens fast enough for the demodulation output to stay
smooth. Figure 6.24 shows that with an ideal opamp and a rise and fall time of 100ns
on the input, the demodulated signal is not a perfectly smooth output, but has some
peaks around the switching areas. The slew rate of the operational amplifier says
how fast the amplifier is able to change its output voltage level, and is therefore an
important property. The slew rate is usually given for a gain of 1, and get significantly
worse for higher gains. As we will use higher gains, another important property to
consider is the Gain Bandwidth Product (GBP), which is an indicator of how fast
the opamp can work on higher gains. An opamp with a high slew rate as well as a
high GBP will be needed.
OPAx376
Finding a suitable opamp for the application was not a trivial task, as the desired
properties of low input offset voltage and high GBP and Slew rate are somewhat
contradictory. After searching the market thouroughly, and doing some laboratory
testing, an opamp was selected, the Burr-Brown OPA376/2376/4376 (1/2/4-channel).
It has an input offset voltage of typically 5µs, a slew rate of 2.2V/µs and a GBP of
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5.5Mhz. With a relatively low quiescent current5 typically 760µA and a maximum
output current of 10mA, this is a well-rounded all-purpose opamp that meets our
needs. This magnificent work of silicon will be used in all breadboard tests and forms
the foundation of the analog part of the final design.
6.3.5 Breadboard measurements
To test the principle behind the Switching Feedback Circuit with real components,
a breadboard setup was created similar to that of the schematic in figure 6.19, but
this time, the OUT+ and OUT- outputs from a real HMC1043 magnetometer are
connected in place of voltage sources V23 and V34. The bridge voltage connected
across VB and VSS of the magnetometer is 2.5V and the Voltage reference is equal
to half the bridge voltage; VREF = 1.25V . In the first example we will be looking
at, R27 and R28 have values of 5kΩ while R35 and R29 have values of 620kΩ. This
gives a total amplifier gain of 124. To investigate the limits of operating frequency,
a high SR frequency of 6.4kHz is employed, and the SR charge pump capacitor (C2
in figure 6.6) has a value of 200nF. Regrettably, the integrator time constant values
(C4 and R34 in figure 6.19), were not written down at the time of testing, so those
values are unknown. The feedback bias resistor R49 is also unknown, although it is
assumed to be 620kΩ.
Figure 6.25 shows the results of this setup. The green trace shows the SR current,
while the yellow trace shows the output voltage. We notice that the swing of the
square pulse is approximately ±30mV . It is noted that a large part of the duty cycle
is spent on climbing to the correct voltage. This is by and large due to restrictions in
the operational amplifier slew rate6. Although the finished system is not expected to
be running at such a high frequency, the performance is not good enough to be able to
obtain a smooth output from the demodulation stage. A new design was attempted,
which would turn out to do the job better, the dual amplifier stage. The principle
behind this amplifier is illustrated in figure 6.26. The advantage to such a design is
that each amplifier stage is not pushed that hard, and better slew rate is expected.
The first stage is a differential amplifier. In this application, resistors R1 and R3
will be equal, and resistors R2 and R4 will be equal. This means that the amplified
output from the first stage is given by equation 6.8.
VOUT1 − VREF = A1 ∗ (VIN+ − VIN−) = (RA2/RA1) ∗ (VIN+ − VIN+) (6.8)
VOUT2 − VREF = A2 ∗ (VOUT1 − VREF ) = (1 + RB2
RB1
) ∗ (VOUT1 − VREF ) (6.9)
5The word quiescent stems from the latin present participle of quiescere, which means to become
quiet or to rest. It is a measure of the current drawn by a circuit when not driving any load, i.e.
when idle.
6Earlier tests with slower operational amplifiers showed an even poorer performance in this regard
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Figure 6.25: Output from a single-stage switching feedback amplifier. Total gain is 124, the SR
frequency is 6.4kHz. Green trace is the SR current. Yellow trace is the output voltage. The red
trace shows the digital SR control signal.
Figure 6.26: Dual stage amplifier principle sketch. The first stage is a differential amplifier,
amplifiying the input difference with respect to VREF. The second stage is a common non-inverting
amplifier (also using VREF as the reference voltage)
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VOUT2 − VREF = A2 ∗ (VOUT1 − VREF ) = A2 ∗ A1 ∗ (VIN+ − VIN−) (6.10)
A1 = (RA2/RA1) (6.11)
A2 = (1 +
RB2
RB1
) (6.12)
The second stage is a non-inverting amplifier which means that its amplified out-
put is given by equation 6.9. To find the total amplification through the system, we
combine equations 6.8 and 6.9. Combining the two equations we get equation 6.10
and we see that the total output amplification can be found by multiplying the two
separate amplifications. The formulas for the amplification of the two stages are given
by equation 6.11 and 6.12.
Figure 6.27: Output from a dual-stage switching feedback amplifier. Total gain is 420, the SR
frequency is 12.8kHz. Green trace is the SR current. Yellow trace is the output voltage. The red
trace shows the digital SR control signal.
A second setup was tested similar to the first one, but this time with a dual-
stage amplifier. The resistor values for the first amplifier stage, using the notation
from figure 6.26, are RA1, RA3 = 10kΩ and RA2, RA4 = 200kΩ, resulting in an
amplification of A1 = 20. The second stage employs the values RB2 = 200kΩ and
RB1 = 10kΩ giving an amplification of A2 = 21 for the second stage. The total
amplification of the system is therefore ATOT = A1 ∗ A2 = 420. The SR frequency
this time around is 12.8kHz. As we see on figure 6.27 two amplifier stages do a much
better job of keeping the pace. A total swing of almost ±150mV is seen on the
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yellow trace, which is the voltage output from the last amplifier stage. Considering
the frequency of 12.8 kHz, which is more than 4.4 times faster than the 2.9kHz
frequency which will be used in the final design, the dual-stage solution seems up for
the challenge.
6.3.6 Demodulation
Figure 6.28: Principle sketch of a single-stage RC filter.
Finally, a circuit with a demodulation stage was tested. The setup was similar to
the dual-stage amplifier test, and the test was done with an SR frequency of 12.8kHz.
The total gain in this test was ATOT = A1 ∗A2 = 10 ∗ 11 = 110, and a simple passive
RC filter as seen on figure 6.28 was applied at the output of the demodulation stage.
The time constant used for this filter is τ = RC = 10kΩ ∗ 1µF = 10ms, and the
cutoff frequency is 100 Hz (by equation 6.13). The output from this setup is shown
on figure 6.29.
fc =
1
2Πτ
=
1
10ms
= 100Hz (6.13)
The VHDL code used for this test is similar to the code used in the previous
sections for the SR circuit tests and the Switching Feedback circuit tests, except that
the demodulation signals from figure 6.8 are now used. The full code is reproduced
in appendix B.
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Figure 6.29: Demodulated output from a dual-stage switching feedback amplifier. The signal is
run through a single stage passive RC filter with a cutoff frequency of 100Hz. Total amplifier gain
is 110 and the SR frequency is 12.8kHz. The red trace shows the digital SR control signal which is
synchronized to the demodulation signal. The center of the display represents VREF = 1.25V .
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Chapter 7
System design
Two hardware designs were made during the course of this work, the draft version
(0.5) and the final version (1.1). The final version is based on the draft version,
and is largely identical except for a few modifications. Only the final design will be
presented here. I will go through the most important aspects of the circuit explaining
the design choices and making references to earlier relevant theory sections where
applicable. Notes will be made at specific points where the final design differs from
the draft design.
7.1 Mechanical Constraints
Figure 7.1: The bottom part of the instrument housing, containing one instrument PCB.
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The mechanical housing is based on the same box used for the mNLP-instrument
detailed in [5]. The same pcb template size is used here, a board measuring 94mm ∗
71mm with a shape to fit the box (see figure 7.1). The board outline can be seen in
appendix D. The box is made out of aluminum and has enough room for at least two
pcbs stacked on top of eachother.
7.2 Power distribution and grounding
As shown on figure 7.2, the ICI-3 Power Distribution Unit (PDU) provides a 28V and
a 0V line to the instrument. The instrument itself is responsible for isolating itself
from the PDU. For this design a DC/DC converter from Tracopower was chosen, the
TDR2411. This is a 2 Watt DC/DC converter with an input range of 18-36V and
a regulated output of 5V. It has an Input/Output isolation of 1500V, which should
give good protection against power surges from the PDU. The switching frequency of
the unit it 100kHz, which should be sufficiently high to be effectively eliminated by
the 100Hz LP filter implemented in section 7.9.
Figure 7.2: Power distribution on the ICI-3 [17]. The Power Distribution Unit delivers 28V and 0V
lines to the instrument. On the receiving end sits an isolated DC/DC converter, and the instrument
ground is connected to the structure.
7.2.1 Ground Sources
As shown on the Power Block schematic in appendix D, the instrument is designed
with three possible ground sources, selectable by zero Ohm resistors. The ground
can be shorted to the 0V line from the 28V power supply, which is useful in a lab
environment where the power supply has a noise-free 0V line. It can be connected
through a test pin at the ground Star Point (see section 7.2.3). This is useful if we
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want to connect directly to the metal housing of the istrument through a soldered
wire. The last option is to connect ground through Pin6 on the DSUB connector,
which was the solution selected for the integration in the rocket, as well as most
commonly used in lab tests.
7.2.2 Voltage regions
There are several voltage regions on the instrument (see the Power Block schematic
in appendix D). Each of those regions will be explained below.
5V
This is the raw output from the DC/DC converter, and all current through the system
is sourced by this. A tantalum capacitor is used at the 5V output from the converter
to stabilize the voltage and make sure we have a stable availability of charge. The
only component using the 5V power supply directly is the DATA signal transmitter
discussed in section 7.3 (although for simplification the same tranceiver was used for
UART communication). It is used to make sure that the current for the DATA signal
is strong enough to be properly detected by the encoder.
3V
For the rest of the circuit, 3V is used as the primary voltage source. The reason for this
design choice was that the CubeSTAR will have a 3V line available for its on-board
instruments, and the core design of this instrument takes that into consideration. A
Low Drop-Out Linear Regulator (LDO) is used to convert the 5V from the DC/DC
to a stable 3V voltage. The 3V voltage region is made into a power plane reaching
over most of the pcb. (see Inner VCC Layer in appendix E).
2.5V
This voltage region is employed solely for the I/O supply of the CPLD. The MAX II
is specified for either 1.8V, 2.5V or 3.3V I/O operation and, as we cannot guarantee
a 3.3V stable supply on the CubeSTAR, the 2.5V I/O standard was chosen. For
connection to a total of six pins on the package, a 2.5V plane was designed just
around the CPLD (see Inner VCC Layer in appendix E)
1.8V
For the MAX II G and Z components, a separate 1.8V voltage supply is required for
the Internal VCore Voltage. This was implemented using the same series of regulators
used for the 3V and 2.5V lines, the Texas instruments TPS730xx.
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7.2.3 Digital and Analog ground
The layout of the Inner GND Layer in appendix E shows the splitting of the Ground
Plane into two sections by a thin slit. This is done to isolate the noise sensitive
analogue signals from the noisy switching of the digital components. Care was taken
to run all traces near the slit connecting the ground sections, which can be seen when
comparing the Bottom Electric and Top Electric layouts to the Inner GND layout.
As discussed in [11], this is done to make sure the return paths of all signals follow
the same route as the signals, and to avoid current loops. The exception is the SR
current trace seen on the Top Electric layout. This is acceptable because the trace
is isolated electrically from the other pins of the sensor, and the current goes in and
back out the same way. The polarity demodulation digital signal takes a small short
cut, which was done as a compromise to avoid an overly long-winded trace. However,
this is only one 2.5V digital signal, and the actual current through it is negligible.
It was also decided to clear an area around the sensor of GND and VCC planes. To
ensure plenty of available 0V charge between the planes, the entrance point from the
external ground to the GND plane is at a testpoint at the center of this slit.
7.3 PCM Encoder Interface
As discussed in section 5.1 the instrument is on the receiving side of four control
signals from the PCM encoder. As shown in figure 7.3, those signals are distributed
by differential lines; one positive and one return line for each signal. The instrument
is responsible for isolating itself from those signals, and optocouplers are normally
employed for this task. This design uses the HCPL-063L 3.3V optocouplers which
are specified for 15MBd communication which is enough for the 3.33Mhz frequency
of the SCLK signal. For digital communication with the CPLD, they employ an
open-drain architecture, which means that the logical high level is decided by the
pull-up voltage. 1kΩ resistors were used for pull-up for a compromise between signal
rise times and current drain (A pull-up to 3V through a 1kΩ resistor, give a current
drain of 3mA for each signal while it is sourced low by the optocoupler.)
7.4 Programmable Logic
Taking a look at figure 7.4 we see how the design is built up. The CRU CONTROL
unit is the main control unit in the design. It instantiates the internal oscillator,
which gives a master clock of 3.3-5.5Mhz. This was done to give the instrument the
ability to function without the serial clock from the ICI-3 encoder. The ADC interface
controls ADC communication which is described in section 7.5. The shift registers
are controlled in a similar fashion to what we saw in section 6.1. The PCM interface
is detailed in section 7.3.
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Figure 7.3: PCM encoder communication lines. The incoming signals from the encoder must be
isolated locally by the use of optocouplers. The DATA signal is driven by the instrument with a
standard RS422-driver, and is isolated at the encoder side.
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Figure 7.4: Top Block. Using the AD7684 ADC, DCLOCK is used to drive the shift registers.
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Figure 7.5: Timing diagram for communication with the AD7684, taken from [16].
7.5 ADC communication
After the production and testing of version 0.5 of the instrument design, one of the
issues discovered was that the ADC used during development, was in fact not suitable
for the task. Due to the nature of the analog sensor output and the amplification
model developed (see section 6.3), the ADC conversions are performed as a differential
measurement of the voltage, with VREF125 = 1.25V as the negative input. This means
that the ADC must have true differential inputs, able to measure both negative and
positive differential voltages. As it turns out, the LTC1864L ADC does not support
inputs with IN+ lower than IN-, and in its stead a pin-compatible component was
employed, the Analog Devices AD7684. The communication with this device is also
based on three signals (SPI/I2C), so the only change needed was the actual state
machine in VHDL controlling the communication with the ADC. The timing diagram
for this communication is shown in figure 7.5 and the flow-chart of the state machine
employed is shown in figure 7.6. The actual VHDL code used can be found in appendix
C.
As the maximum allowed serial clock for the AD7684 is only 2.9 MHz, the system
clock of 5.5Mhz could not be used directly. To enable clock compatibility with other
blocks like CRU CONTROL (see figure 7.4) which controls the StartConv signal, the
5.5Mhz system clock was used as the driving clock for the ADC state machine. The
ADC clock was created by inverting the clock every rising edge of the system clock.
As a result the pre-data state is actually a state for the sole purpose of waiting for
the falling edge of the adc clock.
To keep options open for choosing between the LTC1864L and the AD7684 AD
converters, a configurable solution was implemented, where zero-Ohm resistors select
whether the IN- pin of the ADC should be connected to VREF125 or to GND (see
Sensor Block in appendix D).
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idle_st
conv_st
cs_n = 0
pre_data_st
cs_n = 0
data_st
cs_en = 0
data_en = 1
new_data_signal
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adc_clock = 0
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adc_clock = 0 data_maxbitno
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dclock_count += 1
Signal defaults
cs_n = 1
data_en = 0
new_data = 0
yes
Figure 7.6: Flow chart illustrating the state machine used for serial communication with the
AD7684.
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7.6 Jumper configuration
Two jumpers connectors were included to serve as digital inputs to the CPLD. They
were used for configuration of the instrument during testing, and also allowed for one
code to be developed, while two different configurations for the communication were
applied for the two cards prone for flight. (see section 5.1.2).
7.7 SR-Circuit
The SR sircuit was implemented mostly as in the development testing. The difference
on the final design is that only 2.5V is available from the I/O port of the CPLD and
therefore the first cMOS inverter stage was replaced by a fast opamp placed in a
comparator configuration. The comparator is configured to switch to 3V when the
input is higher than 1.25V and to 0V when lower.
7.8 Sensor and amplifier stages
The Amplifier stage was implemented in a similar way to how it was tested during
development, the difference being that a higher gain was applied to take advantage of
a larger part of the ADC dynamic range. A gain of ATOT = A1 ∗A2 = 27 ∗ 23 = 621
was used for the flight cards.
7.9 Lowpass Anti-aliasing filter
The lowpass filter was created using the application FilterPro from Texas Instruments.
It is implemented in a Sallen Key Topology, with a passband of 0-100 Hz. This is part
of the reason why a 2.9kHz sampling frequency was chosen, as Shannon’s Theorem
tells us that to avoid aliasing of a signal, we need to sample at a frequency twice
the signal frequency. With the SallenKey filter implemented (4th order Chebyshev
with allowed passband ripple of 0.004dB), we will be down to approximately -67dB
at 1400Hz, which is less than half the sampling rate.
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Chapter 8
Instrument Analysis
8.1 The setup
The instrument analysis takes place on a single-axis rate table (with tilt axis) of type
Ideal Aerosmith 1291BR. As there is no external known magnetic field available as
a precise reference, this is not a full calibration per se. The earth magnetic field is
used as reference, and as such, the reference we have is only a model (IGRF). For the
calibration, three sets of measurements are taken. For every measurement, one of the
sensitive axes of the magnetometer is aligned with the axis around which the table
rotates (see figure 8.1)
All axes on both cards were spun at different speeds both clockwise and coun-
terclockwise, as well as in a sweep configuration (-2000 degrees per second to +2000
degrees per second). Unfortunately there was not enough time to analyse the data
from the calibration. A vast dataset for both flight cards is available to compare to
the modelled earth magnetic field for the date of calibration, but that could not be
included in this thesis due to time limitations. Figures 8.2 and 8.3 are included as
examples of how the calibration data can be used to evaluate the instrument perfor-
mance and flight measurement data.
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Figure 8.1: Magnetometer Calibration Setup.
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Figure 8.2: Plot of z-axis data from Card I doing a full sweep. Sensor is aligned in Mode II
as shown on figure 8.1. Using the maximum and minimum values, we can find the middle bit
(35965 + 29600)/2 = 32782.5, and by subtracting the ideal middle bit 216/2 = 32768 we find the
offset to be 32782,5-32768 = 14,5bits, which in this case is very small. The approximate measured
intensity is given by the bit value 35965 − 32782.5 = 3182, 5. From the IGRF model values for
Oslo on the calibration date, a horizontal intensity of 151.4mgauss was expected. Using the figures
for sensitivity from section 4.3 (2.5µV/mgauss), together with the amplification of 621, we expect
a measured voltage of 151.4mgauss ∗ 2.5µV/mgauss ∗ 621 = 234428µV . The ADC resolution of
5V/216bits = 76, 29uV/bit means we expect a bit value of 234428µV/(76, 29µV/bit) = 3079.
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Figure 8.3: 3D plot of all three axes from Card I spinning clockwise at a rate of 1080 degrees/s.
Sensor is aligned in Mode II as shown on figure 8.1. The plot is projected onto the Y-Z plane,
meaning we only see the y- and z-axis components. As the rotations are made about the third axis
(x), the vector values throughout time (around 37 full rotations) make a circle. The optimal result
would be a perfect thin circle. We notice a slight skew from the perfect circle. We also notice a
deviation from the zero-offset value of 32768 in the Y-axis. Further analysis must be carried out to
investigate the reasons for these deviations. Data is available at a multitude of spins rates in both
directions for all axes for both flight instruments, and can be used when interpreting measurements
from the ICI-3 flight.
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Chapter 9
Integration
Integration takes place at Andøya Rocket Range in the north of Norway. The first
integration was a largely mechanical integration, where the instrument box was tested
to fit in the payload structure, and the layout of pins and connectors were checked
to make sure everything is in order. This was performed during September 2010.
The second integration was held in August 2011, and this time, the interface and
communication with the encoder was tested. The whole payload can be seen on
figure 9.1, while figure 9.2 shows a photo of the instrument after successful integration,
screwed tight with Loctite. The red marks show that they are fixed for good.
After the integration at Andøya, the Payload was brought to Narvik for environ-
mental testing like vibration and temperature cycling. The last update from Narvik
(environment tests are still going on as this thesis is submitted) was that the vibration
testing was a success, and as expected from a solid state magnetic field sensor, no
anomalies in the communication or measurements were observed.
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Figure 9.1: The nosecone of the rocket with the booms deployed. The SRADS MAG instrument
sits in the nosecone structure of the rocket.
Figure 9.2: The instrument box fixed to the payload structure with Locktite, as indicated by the
red marks on the screws. The grounding is done through pin6 on the DSUB-connector and forced
in contact with the chassis through a screw. One jumper is glued in place on the topmost card in
the box. This configures the card for communication with the TX2-slave encoder.
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Chapter 10
Conclusions and Future work
Not everything could be tested during the limited amount of time available for this
project. The flight has yet to happen at the time of writing and the measurement
data taken at flight will be correlated with other instruments on board the ICI-3
(there are 3 different magnetometer instruments on board, including the housekeeping
commercial magnetometer). The simplified calibration shows that the offset of the
instruments is good, but not perfect. This is in large part due to imprecise values of
the resistors used in amplification in the various stages, which give a lot of room for
errors. The linearity of the measurements seems good to the naked eye, according to
the 3D plot, but more analysis of the calibration data as well as the flight data must
be performed before a conclusion can be reached.
10.1 Set-Reset solution
The Set-Reset circuit used in this thesis is dependent on a 3V power supply. As of
the newest HMC1043 datasheet from Honeywell, the requirements for Reset current
have been adjusted, and we might see an improvement in sensitivity and accuracy
of measurements if the reset current is stronger. There are techniques to increase
the voltage beyond 3V which could be applied in a 3V system, if it is found that
the Reset Circuit needs more work. As mentioned in the SR development section,
excessive temperature swings might also make the measurements sub-optimal; this is
another motivation for further investigation.
10.2 Switching Feedback circuit
The Switching Feedback circuit is another part of this design that can be investi-
gated deeper and there is probably good room for improvement. Using faster and
more accurate operational amplifiers, or using different opamps at different stages,
for example the OPAx376 at the first part of the dual-stage amplifier, and a faster,
less precise opamp at the second stage, performance from the SWFB circuit could be
improved. As such this work is to regard as a prototyping of this circuit principle,
which yielded satisfiable results.
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10.3 Data analysis
A large dataset from calibration of this instrument is available, and data from the
flight will also provide a database of valuable data for the further analysis and devel-
opment of this work.
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List of abbreviations
ADC Analog to Digital Converter. A device converting an analog voltage
to a digital number.
AMR Anisotropic Magneto-Resistive
ARR Andøya Rocket Range
CMOS Complementary Metal-Oxide-Semiconductor
CPLD Complex Programmable Logic Device
ECEF Earth-centered Earth Fixed. A reference coordinate system.
ECI Earth-centered Inertial. A reference coordinate system.
FBGA Fineline Ball Grid Array. A surcafe-mounted IC packaging standard
FET Field-Effect Transistor
FOV Field of View
GBP Gain Bandwidth Product
GPS Global Positioning System
I2C Inter-Integrated Circuit. A serial communication standard.
IGRF International Geomagnetic Reference Field
LED Light-emitting diode
MBGA Micro Fineline Ball Grid Array
MOSFET Metal-Oxide-Semiconductor Field-Effect Transistor
MSOP-8 8-pin Mini Small Outline Package. A surcafe-mounted IC packaging
standard
PDU Power Distribution Unit
SFB Spacecraft Body Frame. A reference coordinate system.
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SOIC-8 8-pin Small Outline Integrated Circuit. A surcafe-mounted IC pack-
aging standard
SPI Serial Peripheral Interface. A serial communication standard.
SRADS Sounding Rocket Attitude Determination System
TAM Three-Axis Magnetometer
TEC Total Electron Content
TQFP Thin Quad Flat Pack. A surcafe-mounted IC packaging standard
UiO University of Oslo
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Appendix A
ADC test code
A.1 Top file
l ibrary i e e e ;
use i e e e . s t d l o g i c 1 1 6 4 . a l l ;
3 use i e e e . numer ic std . a l l ;
entity a d c c t r l i s
port (
7 −− g l o b a l s i g n a l s
mclk : in s t d l o g i c ; −− 66Mhz c l o c k from devboard
r e s e t n : in s t d l o g i c ; −− g l o b a l re se t−s i gna l , i f any
11 −− ADC in t e r f a c e
sck : out s t d l o g i c ; −− s e r i a l c l o c k
conv : out s t d l o g i c ; −− convers ion con t ro l s i g n a l
sdo : in s t d l o g i c ; −− s e r i a l data
15
−− LED output
l ed n : out s t d l o g i c v e c t o r (1 to 4)
) ;
19 end entity a d c c t r l ;
architecture r t l of a d c c t r l i s
23 −− Clock d i v i de r , d i v i d e s f requency by 20
component c lkd iv20 i s
port (
mclk : in s t d l o g i c ;
27 c l k : out s t d l o g i c
) ;
end component c lkd iv20 ;
31 −− Generic counter
component countn i s
generic (
msb : in i n t e g e r := 7 ;
35 th r e sho ld : in unsigned
) ;
port (
c l k : in s t d l o g i c ;
39 r s t : in s t d l o g i c ;
−−count : out s t d l o g i c v e c t o r (n−1 downto 0) ;
maxcount : out s t d l o g i c
) ;
43 end component countn ;
−− 16− b i t t ransparent s h i f t r e g i s t e r
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component s h i f t 1 6 i s
47 port (
c l k : in s t d l o g i c ;
r s t : in s t d l o g i c ;
enable : in s t d l o g i c ;
51 indata : in s t d l o g i c ;
outdata : out s t d l o g i c v e c t o r (15 downto 0)
) ;
end component s h i f t 1 6 ;
55
type a d c c t r l s t a t e s i s ( powerup st0 , powerup st1 , i d l e s t , conv st ,
d a t a r e c e i v e s t ) ;
signal adc s t : a d c c t r l s t a t e s ;
59 signal new data : s t d l o g i c ;
signal adc data : s t d l o g i c v e c t o r (15 downto 0) ;
−− s i g n a l a d c da t a 2 b i t : s t d l o g i c v e c t o r (1 downto 0) ;
signal s t a r t c onv : s t d l o g i c ;
63 signal sck en : s t d l o g i c ;
signal r s t : s t d l o g i c ;
signal c l k : s t d l o g i c ;
signal l e d i : s t d l o g i c v e c t o r (1 to 4) ;
67
constant bin1second : unsigned (21 downto 0) := ”1100101100111111010000 ” ;
−− e t t sekund med 3 ,33MHz c l k
constant b inha l f s e cond : unsigned := ”110010110011111101000 ” ;
−− e t h a l v t sekund med 3 ,33MHz c l k
constant binquarte r second : unsigned := ”11001011001111110100” ; −−
e t h a l v t sekund med 3 ,33MHz c l k
71 constant bin62500us : unsigned (17 downto 0) := ”110010110011111101 ” ;
−− 62 ,5 ms
constant bin30030ns : unsigned (6 downto 0) := ”1100100” ;
−− 33 ,3 kHz = 30 ,030 us
constant bin15015ns : unsigned := ”110010” ;
−− 66 ,6 kHz = 15 ,015 us
75 begin
−− This t imer output s ’ sample t imer done ’ s i gna l , which i n i t i a t e s sampling
−− Various t iming examples are prov ided commented
79 SAMPLE TIMER: countn
generic map (
−− msb => 21 ,
−− t h r e s ho l d => bin1second
83 −− msb => 20 ,
−− t h r e s ho l d => b inha l f s e cond
−− msb => 19 ,
−− t h r e s ho l d => b inquar tersecond
87 −− msb => 17 ,
−− t h r e s ho l d => bin62500us
−− msb => 6 ,
−− t h r e s ho l d => bin30030ns
91 msb => 5 ,
th r e sho ld => bin15015ns
)
port map (
95 c l k => c lk ,
r s t => r s t ,
maxcount => s t a r t c onv
) ;
99
−− Divides the 66Mhz c l o c k by 20 (3 ,3Mhz) to resemble the 3 ,33Mhz c l o c k o f ICI−3
CLKDIV20 1 : c l kd iv20
port map(
103 mclk => mclk ,
c l k => c l k
) ;
106
107 −− LED DISPLAY
LED REGISTER: process ( r s t , c lk , adc data , new data )
begin
i f r s t = ’1 ’ then
111 l e d i <= ( others => ’ 0 ’ ) ;
e l s i f r i s i n g e d g e ( c l k ) and new data = ’1 ’ then
l e d i <= adc data (15 downto 12) ;
end i f ;
115 end process LED REGISTER;
l ed n (1 to 4) <= not l e d i (1 to 4) ;
SHIFT16 1 : s h i f t 1 6
119 port map (
c l k => c lk ,
r s t => r s t ,
enable => sck en ,
123 indata => sdo ,
outdata => adc data
) ;
sck <= c lk when sck en = ’1 ’ else ’Z ’ ;
127
−− Contro ls the s t a t e s o f the ADC in t e r f a c e
−− COMB con t r o l s output s from s t a t e s
−− SEQ con t r o l s the s e q u en t i a l l o g i c
131 ADC STATECOMB: process ( adc s t )
begin
case adc s t i s
when powerup st0 => −− The two powerup s t a t e s output r s t s i g n a l h igh
135 r s t <= ’1 ’ ;
conv <= ’0 ’ ;
s ck en <= ’0 ’ ;
when powerup st1 =>
139 r s t <= ’1 ’ ;
conv <= ’0 ’ ;
s ck en <= ’0 ’ ;
when i d l e s t => −− This i s the d e f a u l t s t a t e between measurements
143 r s t <= ’0 ’ ;
conv <= ’0 ’ ;
s ck en <= ’0 ’ ;
when conv s t => −− I n i t i a t e convers ion and keep s i g n a l h igh u n t i l
convers ion done
147 r s t <= ’0 ’ ;
conv <= ’1 ’ ;
s ck en <= ’0 ’ ;
when d a t a r e c e i v e s t => −− Enable s e r i a l c l o c k to r e c e i v e data
151 r s t <= ’0 ’ ;
conv <= ’0 ’ ;
s ck en <= ’1 ’ ;
when others => −− in case o f undef ined s t a t e a l l ou tput s low
155 r s t <= ’0 ’ ;
conv <= ’0 ’ ;
s ck en <= ’0 ’ ;
end case ;
159 end process ADC STATECOMB;
ADC STATE SEQ: process ( c lk , r e s e t n )
variable b i t s r e c e i v e d : unsigned (3 downto 0) ;
variable t conv count : unsigned (3 downto 0) ;
163 begin
i f r e s e t n = ’0 ’ then
adc s t <= powerup st0 ;
e l s i f r i s i n g e d g e ( c l k ) then
167 new data <= ’0 ’ ;
case adc s t i s
when powerup st0 => −− The dev i ce shou ld power−up in to t h i s s t a t e
adc s t <= powerup st1 ;
171 when powerup st1 => −− Second powerup−s t a t e to ensure a minimum of one
c l o c k per iod o f power up time
adc s t <= i d l e s t ;
107
when i d l e s t => −− This s t a t e wai t s f o r s t a r t c onv s i gna l , then
goes to conv s t
t conv count := ”0000” ;
175 b i t s r e c e i v e d := ”0000” ;
i f s t a r t c onv = ’1 ’ then
adc s t <= conv s t ;
end i f ;
179 when conv s t => −− S ta r t s convers ion and wai t s f o r convers ion time
t conv , goes to da t a r e c e i v e
i f t conv count = ”1111” then
adc s t <= da t a r e c e i v e s t ;
end i f ;
183 t conv count := t conv count + 1 ;
when d a t a r e c e i v e s t => −− Waits f o r 16 c l o c k c y c l e s to r e c e i v e 16 b i t s
i f b i t s r e c e i v e d = ”1111” then
adc s t <= i d l e s t ;
187 new data <= ’1 ’ ;
end i f ;
b i t s r e c e i v e d := b i t s r e c e i v e d + 1 ;
when others =>
191 adc s t <= i d l e s t ;
end case ;
end i f ;
end process ADC STATE SEQ;
195
end architecture r t l ;
codeADC/adc ctrl.vhd
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A.2 Clock Divider
l ibrary i e e e ;
use i e e e . s t d l o g i c 1 1 6 4 . a l l ;
use i e e e . numer ic std . a l l ;
4
entity c lkd iv20 i s
port (
mclk : in s t d l o g i c ;
8 c l k : out s t d l o g i c
) ;
end entity c lkd iv20 ;
12 architecture r t l of c lkd iv20 i s
begin
16 CLK DIVIDER: process (mclk )
variable coun t i : unsigned (3 downto 0) := ( others => ’ 0 ’ ) ;
variable c l k i : s t d l o g i c := ’ 0 ’ ;
begin
20 −− i f r s t = ’1 ’ then
−− c l k <= ’0 ’ ;
−− coun t i := ( o ther s => ’0 ’ ) ;
i f r i s i n g e d g e (mclk ) then
24 coun t i := coun t i + 1 ;
i f coun t i = ”1010” then −− Te l l e r t i l 10 oppadg˚aende f l a n k e r
c l k i := not c l k i ;
c oun t i := ( others => ’ 0 ’ ) ;
28 end i f ;
end i f ;
c l k <= c l k i ;
end process CLK DIVIDER;
32
end architecture r t l ;
codeADC/clkdiv20.vhd
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A.3 Generic Counter
l ibrary IEEE ;
use IEEE . s t d l o g i c 1 1 6 4 . a l l ;
3 use IEEE . numer ic std . a l l ;
entity countn i s
generic (
7 msb : in i n t e g e r := 7 ; −− Anta l l b i t i t e l l e r e n , d e f a u l t 8
th r e sho ld : in unsigned −− S p e s i f i s e r t t e l l e l e n g d e .
) ;
port (
11 c l k : in s t d l o g i c ;
r s t : in s t d l o g i c ;
−− count : out s t d l o g i c v e c t o r (n−1 downto 0) ;
maxcount : out s t d l o g i c
15 ) ;
end countn ;
architecture r t l of countn i s
19
signal coun t i : unsigned (msb downto 0) ;
begin
23
COUNTER:
process ( r s t , c lk , c oun t i )
begin
27 i f ( r s t = ’1 ’ ) then
coun t i <= ( others => ’ 0 ’ ) ;
maxcount <= ’0 ’ ;
e l s i f r i s i n g e d g e ( c l k ) then
31 coun t i <= count i + 1 ;
maxcount <= ’0 ’ ;
i f coun t i = thre sho ld then
coun t i <= ( others => ’ 0 ’ ) ;
35 maxcount <= ’1 ’ ;
end i f ;
end i f ;
−−count <= s t d l o g i c v e c t o r ( coun t i ) ;
39 end process counter ;
end architecture r t l ;
codeADC/countn.vhd
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A.4 16-bit Shift Register
l ibrary i e e e ;
use i e e e . s t d l o g i c 1 1 6 4 . a l l ;
3 use i e e e . numer ic std . a l l ;
entity s h i f t 1 6 i s
port (
7 c l k : in s t d l o g i c ;
r s t : in s t d l o g i c ;
enable : in s t d l o g i c ;
indata : in s t d l o g i c ;
11 outdata : out s t d l o g i c v e c t o r (15 downto 0)
) ;
end entity s h i f t 1 6 ;
15 architecture r t l of s h i f t 1 6 i s
signal ou tda ta i : s t d l o g i c v e c t o r (15 downto 0) ;
begin
19
outdata <= outda ta i ;
SHIFT REG: process ( c lk , r s t , enable )
23 begin
i f r s t = ’1 ’ then
ou tda ta i <= ( others => ’ 0 ’ ) ;
e l s i f r i s i n g e d g e ( c l k ) and enable = ’1 ’ then
27 ou tda ta i (0 ) <= indata ;
for i in 1 to 15 loop
ou tda ta i ( i ) <= outda ta i ( i −1) ;
end loop ;
31 end i f ;
end process SHIFT REG;
end architecture r t l ;
codeADC/shift16.vhd
111
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Appendix B
Sensor test code
B.1 Top file
l ibrary i e e e ;
use i e e e . s t d l o g i c 1 1 6 4 . a l l ;
3 use i e e e . numer ic std . a l l ;
entity mag s r t e s t i s
port (
7 −− g l o b a l s i g n a l s c l o c k & r e s e t
mclk : in s t d l o g i c ; −− master c lock , 66Mhz from devboard
−− output s
11 vsr : out s t d l o g i c ; −− con t r o l s r e s e t v o l t a g e Vsr
demodulate pos : out s t d l o g i c ; −− con t r o l s the demodulation switch , p o s i t i v e
demodulate neg : out s t d l o g i c ; −− con t r o l s the demodulation switch , nega t i v e
l ed n : out s t d l o g i c v e c t o r (1 to 4) ; −− con t r o l s LEDs on devboard
15 c l k ou t : out s t d l o g i c −− output f o r ana l y s i s
) ;
end entity mag s r t e s t ;
19 architecture r t l of mag s r t e s t i s
−− Clock d i v i de r , d i v i d e s mclk f requency by 20
component cru i s
23 port (
mclk : in s t d l o g i c ; −− e x t e rna l c l o c k
r s t : out s t d l o g i c ; −− i n t e r na l r e s e t
c l k : out s t d l o g i c −− i n t e r na l c lock , 3 ,3Mhz
27 ) ;
end component cru ;
−− Generic counter
31 component countn i s
generic (
msb : in i n t e g e r := 7 ;
th r e sho ld : in unsigned
35 ) ;
port (
c l k : in s t d l o g i c ;
r s t : in s t d l o g i c ;
39 maxcount : out s t d l o g i c
) ;
end component countn ;
43 −− This component c on t r o l s the v o l t a g e output t ha t the Set−r e s e t cu r cu i t
−− needs to perform the set−r e s e t opera t ion on the magnetometer HMC1043
−− vsr s t ay s h igh when i d l e , i s dropped to low to execute SET, then pu l l e d
113
−− high again a f t e r ’ spacing ’ c l o c k c y c l e s to perform the RESET func t i on .
47 component mag s r l o g i c i s
generic (
−− These va lue s con t ro l the t iming o f the set−rese t−cy c l e and
−− must be s e t up according to r e s e t cu r cu i t hardware ( capac i t o r va lue s )
51 spac ing : in unsigned ; −− Number o f c l o c k per iods (−1) separa t ing s e t&r e s e t
spac ing count msb : in i n t e g e r := 7 −− MSB of spacing vec to r
) ;
port (
55 −− inpu t s
r s t : in s t d l o g i c ; −− asyncronous r e s e t
c l k : in s t d l o g i c ;
s t a r t s r : in s t d l o g i c ; −− he ld h igh f o r one c l o c k per iod to s t a r t an sr−cy c l e
59
−− output s
vsr : out s t d l o g i c −− con t r o l s r e s e t v o l t a g e Vsr
) ;
63 end component mag s r l o g i c ;
−− g l o b a l i n t e r na l r s t & c l o c k s i g n a l s
signal r s t : s t d l o g i c ;
67 signal c l k : s t d l o g i c ;
−− mag sr−s p e c i f i c s i g n a l s
signal s t a r t s r : s t d l o g i c ;
71
−− l ed−s p e c i f i c s i g n a l s
signal sw i t ch l ed : s t d l o g i c ;
signal l e d i : s t d l o g i c v e c t o r (1 to 4) ;
75 signal led mux : s t d l o g i c v e c t o r (1 downto 0) ;
signal v s r i : s t d l o g i c ;
79 −− Timing cons tant s
−− 3 ,3Mhz/16384 = 201 Hz , T=4,98ms
constant bin5ms : unsigned (13 downto 0) := ”11111111111111” ;
−− 3 ,3Mhz/256 = 12.89kHz , T=155,15us
83 constant bin77us6 : unsigned (7 downto 0) := ”11111111” ;
−− 3 ,3Mhz/512 = 6.4 kHz , T=155,15us
constant bin155us : unsigned (8 downto 0) := ”111111111” ;
−− 3 ,3Mhz/1024 = 3222 ,65625Hz , T=310,30us
87 constant bin310us : unsigned (9 downto 0) := ”1111111111” ;
−− 3 ,3Mhz/2048 = 1.6 kHz , T=620,60us
constant bin620us : unsigned (10 downto 0) := ”11111111111” ;
−− 3 ,3Mhz/4096 = 800Hz , T= 1240us
91 constant bin1240us : unsigned (11 downto 0) := ”111111111111” ;
−− 3 ,3Mhz/8192 = 400Hz , T= 2480us
constant bin2480us : unsigned (12 downto 0) := ”1111111111111 ” ;
−− 3 ,3Mhz/64 = 515 ,625kHz , T=19,39394us
95 constant bin19us : unsigned (5 downto 0) := ”111111” ;
−− e t t sekund
constant bin1second : unsigned (21 downto 0) := ”1100100101101010011111 ” ;
99
begin
−− For ana l y s i s
103 vsr <= v s r i ;
demodulate pos <= not v s r i ;
demodulate neg <= v s r i ;
107 FILTER CLK: process ( c lk , r s t )
variable f i l t e r c l k c o u n t : unsigned (8 downto 0) ;
begin
i f r s t = ’1 ’ then
111 f i l t e r c l k c o u n t := ( others => ’ 0 ’ ) ;
e l s i f r i s i n g e d g e ( c l k ) then
f i l t e r c l k c o u n t := f i l t e r c l k c o u n t + 1 ;
114
end i f ;
115 c l k ou t <= s t d l o g i c ( f i l t e r c l k c o u n t (8 ) ) ;
end process FILTER CLK;
−− Divides the 66Mhz c l o c k by 20 (3 ,3Mhz) to approximate
119 −− the 3 ,33Mhz c l o c k o f ICI−3 (T = 303 ,030303030303 ns )
CRU1: cru
port map(
mclk => mclk ,
123 r s t => r s t ,
c l k => c l k
) ;
127 −− This t imer con t r o l s the ’ s t a r t s r ’ s i gna l ,
−− which i s used to i n i t i a t e a set−rese t−cy c l e
RESET TIMER: countn
generic map (
131 −− msb => 5 ,
−− t h r e s ho l d => bin19us −− 515kHz sr−cy c l e ra t e
−− msb => 12 ,
−− t h r e s ho l d => bin2480us −− 400Hz sr−cy c l e rate , 1024 c y c l e s
135 −− msb => 11 ,
−− t h r e s ho l d => bin1240us −− 800Hz sr−cy c l e rate , 1024 c y c l e s
−− msb => 10 ,
−− t h r e s ho l d => bin620us −− 1.6 kHz sr−cy c l e ra t e
139 msb => 7 ,
th r e sho ld => bin77us6 −− 12.89 kHz sr−cy c l e ra t e
−− msb => 8 ,
−− t h r e s ho l d => bin155us −− 6.4 kHz sr−cy c l e ra t e
143 −− msb => 9 ,
−− t h r e s ho l d => bin310us −− 3.2 kHz sr−cy c l e ra t e
−− msb => 13 ,
−− t h r e s ho l d => bin5ms −− 200Hz sr−cy c l e ra t e
147 −− msb => 21 ,
−− t h r e s ho l d => bin1second −− 1Hz sr−cy c l e ra t e
)
port map (
151 c l k => c lk ,
r s t => r s t ,
maxcount => s t a r t s r
) ;
155
−− This t imer counts one second to cy c l e the l e d s every second .
LED TIMER: countn
generic map (
159 msb => 21 ,
th r e sho ld => bin1second
)
port map (
163 c l k => c lk ,
r s t => r s t ,
maxcount => sw i t ch l ed
) ;
167
MAG SR LOGIC 0 : mag s r l o g i c
generic map (
−− Spacing , current c l o c k i s 3 .3Mhz => T = 303ns (300 ns f o r ICI−3)
171 −− spac ing => ”1100011111111” , −− (+1) = 6400 c l o c k c y c l e s = 1.94 ms
−− spacing count msb => 12
−− spac ing => ”11000111111” , −− (+1) = 1600 c l o c k c y c l e s = 485 us
−− spacing count msb => 10
175 −− spac ing => ”1100011111” , −− (+1) = 800 c l o c k c y c l e s = 242 ,4 us
−− spacing count msb => 9
−− spac ing => ”111111111” , −− (+1) = 512 c l o c k c y c l e s
−− spacing count msb => 8
179 −− spac ing => ”11111111” , −− (+1) = 256 c l o c k c y c l e s
−− spacing count msb => 7
spac ing => ”1111111” , −− (+1) = 128 c l o c k c y c l e s
115
spac ing count msb => 6
183 −− spac ing => ”1111111111” , −− (+1) = 1024 c l o c k c y c l e s
−− spacing count msb => 9
−− spac ing => ”11111111111” , −− (+1) = 2048 c l o c k c y c l e s
−− spacing count msb => 10
187 −− spac ing => ”111111111111” , −− (+1) = 4097 c l o c k c y c l e s
−− spacing count msb => 11
−− spac ing => ”11000111” , −− (+1) = 200 c l o c k c y c l e s = 60 ,6 us
−− spacing count msb => 7
191 −− spac ing => ”1100011” , −− (+1) = 100 c l o c k c y c l e s = 30 ,3 us
−− spacing count msb => 6
−− spac ing => ”10011” , −− (+1) = 20 c l o c k c y c l e s = 6 ,06 us
−− spacing count msb => 4
195 −− spac ing => ”11101” , −− (+1) = 30 c l o c k c y c l e s = 9 ,09 us
−− spacing count msb => 4
)
port map (
199 r s t => r s t ,
c l k => c lk ,
s t a r t s r => s t a r t s r ,
vs r => v s r i
203 ) ;
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
207 −− For output to l e d s −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
LED TEST: process ( c lk , r s t , sw i t ch l ed )
variable t e s t c oun t : unsigned (1 downto 0) := ( others => ’ 0 ’ ) ;
211 begin
i f r s t = ’1 ’ then
t e s t c oun t := ( others => ’ 0 ’ ) ;
e l s i f f a l l i n g e d g e ( c l k ) and sw i t ch l ed = ’1 ’ then
215 t e s t c oun t := t e s t c oun t + 1 ;
end i f ;
led mux <= not s t d l o g i c v e c t o r ( t e s t c oun t ) ;
end process LED TEST;
219 with led mux select
l e d i <= ”0001” when ”00” ,
”0010” when ”01” ,
”0100” when ”10” ,
223 ”1000” when ”11” ,
”0000” when others ;
l ed n <= not l e d i ;
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
227 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
end architecture r t l ;
codeSR/mag sr test.vhd
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B.2 Clock Reset Unit
l ibrary i e e e ;
use i e e e . s t d l o g i c 1 1 6 4 . a l l ;
3 use i e e e . numer ic std . a l l ;
entity cru i s
port (
7 mclk : in s t d l o g i c ;
r s t : out s t d l o g i c ;
c l k : out s t d l o g i c
) ;
11 end entity cru ;
architecture r t l 1 of cru i s
15 signal r s t i : s t d l o g i c ;
component r s t u n i t i s
port (
19 mclk : in s t d l o g i c ;
r s t : out s t d l o g i c
) ;
end component r s t u n i t ;
23
−− component c l k d i vn i s
−− por t
−− (
27 −− c l k i n : in s t d l o g i c ;
−− r e s e t : in s t d l o g i c ;
−− c l k o u t : out s t d l o g i c
−− ) ;
31 −− end component c l k d i vn ;
35 component c lkd iv20 i s
port (
mclk : in s t d l o g i c ;
r s t : in s t d l o g i c ;
39 c l k : out s t d l o g i c
) ;
end component c lkd iv20 ;
43 begin
r s t <= r s t i ;
47 RST UNIT 1 : r s t u n i t
port map(
mclk => mclk ,
r s t => r s t i
51 ) ;
−− CLKDIVN 1: c l k d i vn
−− por t map(
55 −− c l k i n => mclk ,
−− r e s e t => r s t i ,
−− c l k o u t => c l k
−− ) ;
59
CLKDIV20 1 : c l kd iv20
port map(
mclk => mclk ,
63 r s t => r s t i ,
c l k => c l k
) ;
117
67 end architecture r t l 1 ;
codeSR/cru.vhd
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B.3 Reset Unit
1 l ibrary i e e e ;
use i e e e . s t d l o g i c 1 1 6 4 . a l l ;
use i e e e . numer ic std . a l l ;
5 entity r s t u n i t i s
port (
mclk : in s t d l o g i c ;
r s t : out s t d l o g i c
9 ) ;
end entity r s t u n i t ;
architecture r t l of r s t u n i t i s
13
−− powerup s t a t e machine types and s i g n a l s
type powerup states i s ( powerup st0 , powerup st1 , i d l e s t ) ;
signal powerup st : powerup states ;
17
begin
−− Contro ls the powerup phase o f the CPLD and i n t e r na l r e s e t s i g n a l
21 −− COMB con t r o l s output s from s t a t e s
−− SEQ con t r o l s the s e q u en t i a l l o g i c
POWERUPSTATECOMB: process ( powerup st )
begin
25 case powerup st i s
−− The two powerup s t a t e s output r s t s i g n a l h igh
when powerup st0 =>
r s t <= ’1 ’ ;
29 when powerup st1 =>
r s t <= ’1 ’ ;
−− This i s the d e f a u l t s t a t e between measurements
when i d l e s t =>
33 r s t <= ’0 ’ ;
when others =>
r s t <= ’1 ’ ;
end case ;
37 end process POWERUPSTATECOMB;
POWERUP STATE SEQ: process (mclk )
begin
i f r i s i n g e d g e (mclk ) then
41 case powerup st i s
−− According to the CPLD datashee t , the dev i ce w i l l powerup in to t h i s s t a t e
when powerup st0 =>
powerup st <= powerup st1 ;
45 −− A second powerup−s t a t e ensures a minimum of one c l o c k per iod o f power up time
when powerup st1 =>
powerup st <= i d l e s t ;
−− After powerup , the dev i ce w i l l en ter t h i s s t a t e and s tay here
49 when i d l e s t =>
powerup st <= i d l e s t ;
−− In case o f undef ined s ta t e , the dev i ce goes in to one powerup−s t a t e
when others =>
53 powerup st <= powerup st1 ;
end case ;
end i f ;
end process POWERUP STATE SEQ;
57
end architecture r t l ;
codeSR/rst unit.vhd
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B.4 Clock Divider
l ibrary i e e e ;
2 use i e e e . s t d l o g i c 1 1 6 4 . a l l ;
use i e e e . numer ic std . a l l ;
entity c lkd iv20 i s
6 port (
r s t : in s t d l o g i c ;
mclk : in s t d l o g i c ;
c l k : out s t d l o g i c
10 ) ;
end entity c lkd iv20 ;
−− a r c h i t e c t u r e r t l 1 o f c l k d i v 20 i s
14
−− beg in
−− CLK DIVIDER: process ( r s t , mclk )
18 −− v a r i a b l e coun t i : unsigned (4 downto 0) := ( o ther s => ’0 ’ ) ;
−− beg in
−− i f r s t = ’1 ’ then
−− coun t i := ( o ther s => ’0 ’ ) ;
22 −− c l k <= ’0 ’ ;
−− e l s i f r i s i n g e d g e (mclk ) then
−− coun t i := coun t i + 1;
−− i f c oun t i = ”01010” then
26 −− c l k <= ’1 ’ ;
−− e l s i f coun t i = ”10100” then
−− c l k <= ’0 ’ ;
−− coun t i := ( o ther s => ’0 ’ ) ;
30 −− end i f ;
−− end i f ;
−− end process CLK DIVIDER;
−− end a r c h i t e c t u r e r t l 1 ;
34
architecture r t l 2 of c lkd iv20 i s
begin
38
CLK DIVIDER: process ( r s t , mclk )
variable coun t i : unsigned (3 downto 0) := ( others => ’ 0 ’ ) ;
variable c l k i : s t d l o g i c := ’ 0 ’ ;
42 begin
i f r s t = ’1 ’ then
coun t i := ( others => ’ 0 ’ ) ;
c l k i := ’ 0 ’ ;
46 e l s i f r i s i n g e d g e (mclk ) then
coun t i := coun t i + 1 ;
i f coun t i = ”1010” then
c l k i := not c l k i ;
50 coun t i := ( others => ’ 0 ’ ) ;
end i f ;
c l k <= c l k i ;
end i f ;
54 end process CLK DIVIDER;
end architecture r t l 2 ;
codeSR/clkdiv20.vhd
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B.5 MAG SR Logic
l ibrary i e e e ;
use i e e e . s t d l o g i c 1 1 6 4 . a l l ;
use i e e e . numer ic std . a l l ;
4
−− This component c on t r o l s the v o l t a g e output t ha t the Set−r e s e t cu r cu i t
−− needs to perform the set−r e s e t opera t ion on the magnetometer HMC1043
−− vsr s t ay s h igh when i d l e , i s dropped to low to execute SET, then pu l l e d
8 −− high again a f t e r ” spacing ” c l o c k c y c l e s to perform the RESET func t i on .
entity mag s r l o g i c i s
generic (
−− These va lue s con t ro l the t iming o f the set−rese t−cy c l e and
12 −− must be s e t up according to r e s e t cu r cu i t hardware ( capac i t o r va lue s )
spac ing : in unsigned ; −− Number o f c l o c k per iods (−1) separa t ing s e t&r e s e t
spac ing count msb : in i n t e g e r := 7 −− MSB of spacing vec to r
) ;
16 port (
−− inpu t s
r s t : in s t d l o g i c ; −− asyncronous r e s e t
c l k : in s t d l o g i c ;
20 s t a r t s r : in s t d l o g i c ; −− he ld h igh f o r one c l o c k per iod to s t a r t an sr−cy c l e
−− output s
vsr : out s t d l o g i c −− con t r o l s r e s e t v o l t a g e Vsr
24 ) ;
end entity mag s r l o g i c ;
architecture r t l of mag s r l o g i c i s
28
type v s r s t a t e s i s ( vlow , vhigh ) ;
signal v s r s t : v s r s t a t e s ;
32 begin
−− Active low r e s e t s i g n a l
−− SR STATE MACHINE: process ( r s t , c l k , s t a r t s r )
36 −− v a r i a b l e coun t i : unsigned ( spacing count msb downto 0) ;
−− beg in
−− i f r s t = ’1 ’ then
−− coun t i := ( o ther s => ’0 ’ ) ;
40 −− v s r s t <= vhigh ;
−− e l s i f f a l l i n g e d g e ( c l k ) then
−− case v s r s t i s
−− when vhigh =>
44 −− coun t i := ( o ther s => ’0 ’ ) ;
−− i f s t a r t s r = ’1 ’ then
−− v s r s t <= vlow ;
−− end i f ;
48 −− when vlow =>
−− This check w i l l f i nd t ha t the counter i s 0 a f t e r one c l o c k per iod
−− because one c l o c k c y c l e passes be f o r e t h i s s t a t e i s entered
−− i f c oun t i = spacing then
52 −− v s r s t <= vhigh ;
−− e l s e
−− coun t i := coun t i + 1;
−− end i f ;
56 −− when o ther s =>
−− v s r s t <= vhigh ;
−− end case ;
−− end i f ;
60 −− end process SR STATE MACHINE;
−− with v s r s t s e l e c t
−− vsr <= ’1 ’ when vhigh ,
−− ’0 ’ when o ther s ;
64
−− Active h igh r e s e t s i g n a l
121
SR STATE MACHINE: process ( r s t , c lk , s t a r t s r )
variable coun t i : unsigned ( spac ing count msb downto 0) ;
68 begin
i f r s t = ’1 ’ then
coun t i := ( others => ’ 0 ’ ) ;
v s r s t <= vlow ;
72 e l s i f f a l l i n g e d g e ( c l k ) then
case v s r s t i s
when vlow =>
coun t i := ( others => ’ 0 ’ ) ;
76 i f s t a r t s r = ’1 ’ then
v s r s t <= vhigh ;
end i f ;
when vhigh =>
80 −− This check w i l l f i nd t ha t the counter i s 0 a f t e r one c l o c k per iod
−− because one c l o c k c y c l e passes be f o r e t h i s s t a t e i s entered
i f coun t i = spac ing then
v s r s t <= vlow ;
84 else
coun t i := coun t i + 1 ;
end i f ;
when others =>
88 v s r s t <= vlow ;
end case ;
end i f ;
end process SR STATE MACHINE;
92 with v s r s t select
vsr <= ’1 ’ when vhigh ,
’0 ’ when others ;
96 end architecture r t l ;
codeSR/mag sr logic.vhd
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B.6 Generic Counter
l ibrary IEEE ;
use IEEE . s t d l o g i c 1 1 6 4 . a l l ;
use IEEE . numer ic std . a l l ;
4
entity countn i s
generic (
msb : in i n t e g e r := 7 ; −− MSB of counter
8 th r e sho ld : in unsigned −− Counting l eng t h
) ;
port (
c l k : in s t d l o g i c ;
12 r s t : in s t d l o g i c ;
maxcount : out s t d l o g i c
) ;
end countn ;
16
architecture r t l of countn i s
begin
20
COUNTER:
process ( r s t , c l k )
variable coun t i : unsigned (msb downto 0) ;
24 begin
i f r s t = ’1 ’ then
coun t i := ( others => ’ 0 ’ ) ;
maxcount <= ’0 ’ ;
28 e l s i f r i s i n g e d g e ( c l k ) then
i f coun t i = thre sho ld then
coun t i := ( others => ’ 0 ’ ) ;
maxcount <= ’1 ’ ;
32 else
coun t i := coun t i + 1 ;
maxcount <= ’0 ’ ;
end i f ;
36 end i f ;
end process counter ;
end architecture r t l ;
codeSR/countn.vhd
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Appendix C
Final VHDL code
C.1 Top file
1 −− This i s the top f i l e f o r the MAXIIG CPLD
−− on the SRADS MAG v50 card
l ibrary i e e e ;
use i e e e . s t d l o g i c 1 1 6 4 . a l l ;
5 use i e e e . numer ic std . a l l ;
entity SRADSMAG i s
port
9 (
−− PCM Endoder I /O −−
SCLK N : in s t d l o g i c ; −− P12/GCLK0
MINF GLOB N : in s t d l o g i c ; −− P14/GCLK1
13 MINF N : in s t d l o g i c ; −− P15
MAJF GLOB N : in s t d l o g i c ; −− P62/GCLK2
MAJF N : in s t d l o g i c ; −− P61
GATE GLOB N : in s t d l o g i c ; −− P64/GCLK3
17 GATE N : in s t d l o g i c ; −− P66
DATA : out s t d l o g i c ; −− P7
−− AUX I/O −−
21 JP1 : in s t d l o g i c ; −− P20
JP2 : in s t d l o g i c ; −− P21
AUX IO 1 : out s t d l o g i c ; −− P52
AUX IO 2 : out s t d l o g i c ; −− P51
25 AUX IO 3 : out s t d l o g i c ; −− P53
AUX IO 4 : out s t d l o g i c ; −− P54
AUXDATAOUT : out s t d l o g i c ; −− P26
29 −− SET/RESET con t ro l −−
Vsr : buffer s t d l o g i c ; −− P28
polar i ty demod : buffer s t d l o g i c ; −− P47
33 −− ADC con t ro l I /O −−
X SDO : in s t d l o g i c ; −− P40
Y SDO : in s t d l o g i c ; −− P30
Z SDO : in s t d l o g i c ; −− P35
37 X SCK : out s t d l o g i c ; −− P38
Y SCK : out s t d l o g i c ; −− P29
Z SCK : out s t d l o g i c ; −− P34
XCONV : out s t d l o g i c ; −− P41
41 Y CONV : out s t d l o g i c ; −− P33
Z CONV : out s t d l o g i c −− P36
) ;
end entity SRADSMAG;
45
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architecture top of SRADSMAG i s
component ADC interface i s
port (
49 −− ADC con t ro l input
a r s t : in s t d l o g i c ;
s r s t : in s t d l o g i c ;
mclk : in s t d l o g i c ;
53 StartConv : in s t d l o g i c ;
−− ADC con t ro l
CONV : out s t d l o g i c ;
57 SCK : out s t d l o g i c ;
−− Sh i f t r e g con t ro l
X Sh i f t en : out s t d l o g i c ;
61 Y Sh i f t en : out s t d l o g i c ;
Z Sh i f t e n : out s t d l o g i c ;
−− UART con t ro l
65 new data : out s t d l o g i c
) ;
end component ADC interface ;
69 component ADC interface2 i s
port
(
−− ADC con t ro l input
73 a r s t : in s t d l o g i c ;
s r s t : in s t d l o g i c ;
mclk : in s t d l o g i c ;
StartConv : in s t d l o g i c ;
77
−− ADC con t ro l
CS N : out s t d l o g i c ;
DCLOCK : buffer s t d l o g i c ;
81
−− Sh i f t r e g con t ro l
X Sh i f t en : out s t d l o g i c ;
Y Sh i f t en : out s t d l o g i c ;
85 Z Sh i f t en : out s t d l o g i c ;
−− UART con t ro l
new data : out s t d l o g i c
89 ) ;
end component ADC interface2 ;
component s h i f t 1 6 i s
93 port
(
−− Control inpu t s
a r s t : in s t d l o g i c ;
97 mclk : in s t d l o g i c ;
enable : in s t d l o g i c ;
−− 1− b i t data input
101 indata : in s t d l o g i c ;
−− 16− b i t data output
outdata : out s t d l o g i c v e c t o r (15 downto 0)
105 ) ;
end component s h i f t 1 6 ;
component PCM interface i s
109 port
(
−− Control inpu t s
PCM enable : in s t d l o g i c ;
113 a r s t : in s t d l o g i c ;
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s r s t : in s t d l o g i c ;
mclk : in s t d l o g i c ;
SCLK N : in s t d l o g i c ;
117 GATE : in s t d l o g i c ;
c u r r e n t a x i s : in i n t e g e r range 0 to 2 ;
−− Data to send
121 OutData X : in s t d l o g i c v e c t o r (15 downto 0) ;
OutData Y : in s t d l o g i c v e c t o r (15 downto 0) ;
OutData Z : in s t d l o g i c v e c t o r (15 downto 0) ;
125 −− Data output
DATA : out s t d l o g i c
) ;
end component PCM interface ;
129
component UART Transmitter i s
port
(
133 −− Control inpu t s
UART enable : in s t d l o g i c ;
a r s t : in s t d l o g i c ;
s r s t : in s t d l o g i c ;
137 mclk : in s t d l o g i c ;
new data : in s t d l o g i c ;
−−cu r r en t a x i s : in i n t e g e r range 0 to 2 ;
141 −− Control data
Outdata X : in s t d l o g i c v e c t o r (15 downto 0) ;
Outdata Y : in s t d l o g i c v e c t o r (15 downto 0) ;
Outdata Z : in s t d l o g i c v e c t o r (15 downto 0) ;
145
−− Data output
AUXDATAOUT : out s t d l o g i c
) ;
149 end component UART Transmitter ;
component c r u c on t r o l
port
153 (
−− Externa l s i g n a l s
SCLK N : in s t d l o g i c ;
MINF : in s t d l o g i c ;
157 MAJF : in s t d l o g i c ;
GATE : in s t d l o g i c ;
JP1 : in s t d l o g i c ;
JP2 : in s t d l o g i c ;
161
−− Clock and r e s e t s i g n a l s
a r s t : buffer s t d l o g i c ;
s r s t : buffer s t d l o g i c ;
165 mclk : buffer s t d l o g i c ;
−− Communication s i g n a l s
UART enable : buffer s t d l o g i c ;
169 PCM enable : buffer s t d l o g i c ;
c u r r e n t a x i s : out i n t e g e r range 0 to 2 ;
−− Magnetometer and ADC con t ro l
173 Vsr : out s t d l o g i c ;
po lar i ty demod : out s t d l o g i c ;
StartConv : out s t d l o g i c ;
177 Tes t vec to r : out s t d l o g i c v e c t o r (3 downto 0)
) ;
end component c r u c on t r o l ;
181 −− s i g n a l MINF GLOB : s t d l o g i c ;
127
signal MINF : s t d l o g i c ;
−− s i g n a l MAJF GLOB : s t d l o g i c ;
signal MAJF : s t d l o g i c ;
185 −− s i g n a l GATEGLOB : s t d l o g i c ;
signal GATE : s t d l o g i c ;
−− Globa l con t ro l s i g n a l s
189 signal a r s t : s t d l o g i c ;
signal s r s t : s t d l o g i c ;
signal mclk : s t d l o g i c ;
193 −− I n t e r f a c e s i g n a l s
signal UART enable : s t d l o g i c ;
signal PCM enable : s t d l o g i c ;
signal c u r r e n t a x i s : i n t e g e r range 0 to 2 ;
197
−− ADC−s i g n a l s
signal StartConv : s t d l o g i c ;
signal new data : s t d l o g i c ;
201 signal DCLOCK : s t d l o g i c ;
signal CS N : s t d l o g i c ;
−− s i g n a l SCK : s t d l o g i c ;
−− s i g n a l CONV : s t d l o g i c ;
205
−− Sh i f t r e g i s t e r s i g n a l s
signal X Sh i f t en : s t d l o g i c ;
signal Y Sh i f t en : s t d l o g i c ;
209 signal Z Sh i f t en : s t d l o g i c ;
signal X Data raw : s t d l o g i c v e c t o r (15 downto 0) ;
signal Y Data raw : s t d l o g i c v e c t o r (15 downto 0) ;
213 signal Z Data raw : s t d l o g i c v e c t o r (15 downto 0) ;
signal X Data : s t d l o g i c v e c t o r (15 downto 0) ;
signal Y Data : s t d l o g i c v e c t o r (15 downto 0) ;
217 signal Z Data : s t d l o g i c v e c t o r (15 downto 0) ;
signal Tes t vec to r : s t d l o g i c v e c t o r (3 downto 0) ;
221 begin
−− For AD7684 NON 2 ’ s complement ( f o r rea l t ime decoder view )
X Data (14 downto 0) <= X data raw (14 downto 0) ;
225 Y Data (14 downto 0) <= Y data raw (14 downto 0) ;
Z Data (14 downto 0) <= Z data raw (14 downto 0) ;
X Data (15) <= not X data raw (15) ;
Y Data (15) <= not Y data raw (15) ;
229 Z Data (15) <= not Z data raw (15) ;
−− For AD7684 2 ’ s complement or LTC1864
−− X Data <= X data raw ;
233 −− Y Data <= Y data raw ;
−− Z Data <= Z data raw ;
−− Use normal I /O pin connected con t ro l s i g n a l s
237 MINF <= not MINF N;
MAJF <= not MAJF N;
GATE <= not GATE N;
−− Globa l c l o c k net connected s i g n a l s may be t r i e d i f t iming i s a problem
241 −− MINF <= not MINF GLOB N;
−− MAJF <= not MAJF GLOB N;
−− GATE <= not GATE GLOB N;
245
−− ∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗
−− This process may be used f o r debugging the cu r r en t a x i s s i g n a l
−− I t uses two AUX I/O pins to d i s p l a y the 2 b i t va lue o f c u r r en t a x i s
249 −− ∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗
128
−− TEST VECTOR0: process (mclk , c u r r en t a x i s )
−− beg in
−− i f r i s i n g e d g e (mclk ) then
253 −− case cu r r en t a x i s i s
−− when 0 =>
−− AUX IO 3 <= ’0 ’ ;
−− AUX IO 4 <= ’0 ’ ;
257 −− when 1 =>
−− AUX IO 3 <= ’0 ’ ;
−− AUX IO 4 <= ’1 ’ ;
−− when 2 =>
261 −− AUX IO 3 <= ’1 ’ ;
−− AUX IO 4 <= ’0 ’ ;
−− when o ther s =>
−− AUX IO 3 <= ’1 ’ ;
265 −− AUX IO 4 <= ’1 ’ ;
−− end case ;
−− end i f ;
−− end process TEST VECTOR0;
269
−− Set up which s i g n a l s d r i v e the AUX I/O pins .
AUX IO 1 <= MINF;
AUX IO 2 <= GATE;
273 AUX IO 3 <= StartConv ;
AUX IO 4 <= Tes t vec to r (0 ) ; −− Vsr
−− ADC interface2 (AD7684)
277 −− Al l communication happens synchronous ly f o r a l l axes
X SCK <= DCLOCK;
Y SCK <= DCLOCK;
Z SCK <= DCLOCK;
281 X CONV <= CS N ;
Y CONV <= CS N ;
Z CONV <= CS N ;
285 −− ADC interface (LT1864L)
−− Al l communication happens synchronous ly f o r a l l axes
−− X SCK <= SCK;
−− Y SCK <= SCK;
289 −− Z SCK <= SCK;
−− X CONV <= CONV;
−− Y CONV <= CONV;
−− Z CONV <= CONV;
293
−− Switch out a p p l i c a b l e l i n e s f o r sw i t ch ing ADC
−− ADC INTERFACE UNIT: ADC interface
ADC INTERFACE UNIT: ADC interface2
297 port map
(
a r s t => a r s t ,
s r s t => s r s t ,
301 mclk => mclk ,
StartConv => StartConv ,
−− For component ADC interface
305 −− CONV => CONV,
−− SCK => SCK,
−− For component ADC interface2
309 CS N => CS N ,
DCLOCK => DCLOCK,
X Sh i f t en => X Shi f t en ,
313 Y Sh i f t en => Y Shi f t en ,
Z Sh i f t en => Z Sh i f t en ,
−− S i gna l s t ha t new data has been rece i v ed from ADC
317 new data => new data
129
) ;
X SHIFT16 : s h i f t 1 6
321 port map
(
−− Control inpu t s
a r s t => a r s t ,
325 mclk => DCLOCK,
−− mclk => mclk ,
enable => X Shi f t en ,
329 −− 1− b i t data input
indata => X SDO,
−− 16− b i t data output
333 outdata => X Data raw
) ;
Y SHIFT16 : s h i f t 1 6
port map
337 (
−− Control inpu t s
a r s t => a r s t ,
mclk => DCLOCK,
341 −− mclk => mclk ,
enable => Y Shi f t en ,
345 −− 1− b i t data input
indata => Y SDO,
−− 16− b i t data output
349 outdata => Y Data raw
) ;
Z SHIFT16 : s h i f t 1 6
port map
353 (
−− Control inpu t s
a r s t => a r s t ,
mclk => DCLOCK,
357 −− mclk => mclk ,
enable => Z Sh i f t en ,
361 −− 1− b i t data input
indata => Z SDO,
−− 16− b i t data output
365 outdata => Z Data raw
) ;
UART TRANSMITTER UNIT: UART Transmitter
369 port map
(
−− Control inpu t s
UART enable => UART enable ,
373 a r s t => a r s t ,
s r s t => s r s t ,
mclk => mclk ,
new data => new data ,
377
−− Control data
Outdata X => X Data ,
Outdata Y => Y Data ,
381 Outdata Z => Z Data ,
−− Data output
AUXDATAOUT => AUXDATAOUT
385 ) ;
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PCM INTERFACE UNIT: PCM interface
port map
389 (
−− Control inpu t s
PCM enable => PCM enable ,
a r s t => a r s t ,
393 s r s t => s r s t ,
mclk => mclk ,
SCLK N => SCLK N,
GATE => GATE,
397 cu r r e n t a x i s => cu r r en t ax i s ,
−− Control data
Outdata X => X Data ,
401 Outdata Y => Y Data ,
Outdata Z => Z Data ,
−− Data output
405 DATA => DATA
) ;
CRU CONTROL UNIT: c r u c on t r o l
409 port map
(
SCLK N => SCLK N,
MINF => MINF,
413 MAJF => MAJF,
GATE => GATE,
JP1 => JP1 ,
JP2 => JP2 ,
417
−− Clock and r e s e t s i g n a l s
a r s t => a r s t ,
s r s t => s r s t ,
421 mclk => mclk ,
−− Communication s i g n a l s
UART enable => UART enable ,
425 PCM enable => PCM enable ,
c u r r e n t a x i s => cu r r en t ax i s ,
−− Magnetometer and ADC con t ro l
429 Vsr => Vsr ,
po lar i ty demod => polar ity demod ,
StartConv => StartConv ,
433 −− Test s i g n a l s
Tes t vec to r => Tes t vec to r
) ;
437 end architecture top ;
code/SRADS MAG.vhd
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C.2 Clock Reset and Control Unit
l ibrary i e e e ;
use i e e e . s t d l o g i c 1 1 6 4 . a l l ;
3 use i e e e . numer ic std . a l l ;
entity c r u c on t r o l i s
port
7 (
−− Externa l s i g n a l s
SCLK N : in s t d l o g i c ;
MINF : in s t d l o g i c ;
11 MAJF : in s t d l o g i c ;
GATE : in s t d l o g i c ;
JP1 : in s t d l o g i c ;
JP2 : in s t d l o g i c ;
15
−− Clock and r e s e t s i g n a l s
a r s t : buffer s t d l o g i c ;
s r s t : buffer s t d l o g i c ;
19 mclk : buffer s t d l o g i c ;
−− Communication s i g n a l s
UART enable : buffer s t d l o g i c ;
23 PCM enable : buffer s t d l o g i c ;
c u r r e n t a x i s : out i n t e g e r range 0 to 2 ;
−− Magnetometer and ADC con t ro l
27 Vsr : buffer s t d l o g i c ;
po lar i ty demod : buffer s t d l o g i c ;
StartConv : buffer s t d l o g i c ;
31 Tes t vec to r : out s t d l o g i c v e c t o r (3 downto 0)
) ;
end entity c r u c on t r o l ;
35 architecture r t l of c r u c on t r o l i s
component o s c a l t u fm o s c r v 5 i s
port
39 (
osc : out s t d l o g i c ;
oscena : in s t d l o g i c
) ;
43 end component o s c a l t u fm o s c r v 5 ;
component r s t u n i t i s
port
(
47 mclk : in s t d l o g i c ;
r s t : out s t d l o g i c
) ;
end component r s t u n i t ;
51
signal j p s : s t d l o g i c v e c t o r (1 downto 0) ;
signal PCM main : s t d l o g i c ;
signal StartConv noPCM : s t d l o g i c ;
55 signal StartConv PCM : s t d l o g i c ;
signal Vsr PCM : s t d l o g i c ;
signal Vsr noPCM : s t d l o g i c ;
−− s i g n a l polarity demod PCM : s t d l o g i c ;
59 −− s i g n a l polarity demod noPCM : s t d l o g i c ;
signal po la r i ty demod inv : s t d l o g i c ;
signal Word count : i n t e g e r range 0 to 144 ;
signal MINF count : i n t e g e r range 0 to 64 ;
63 signal s r eg : s t d l o g i c v e c t o r (15 downto 0) ;
begin
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−−∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗
67 −−∗∗∗∗∗∗∗∗∗ BEGIN ∗∗∗∗∗∗∗∗∗∗∗
−−∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗
j p s <= (not JP2) & (not JP1) ;
71 s r s t <= MAJF;
with PCM enable select
StartConv <= StartConv PCM when ’ 1 ’ ,
75 StartConv noPCM when others ;
with PCM enable select
Vsr <= Vsr PCM when ’ 1 ’ ,
79 Vsr noPCM when others ;
−− with PCM enable s e l e c t
−− po lar i ty demod <= polarity demod PCM when ’1 ’ ,
83 −− polarity demod noPCM when o ther s ;
POLARITYDEMODDELAY:
process (mclk , Vsr )
87 −− Delay demodulation in r e l a t i o n to Vsr ( by d e l a y c y c l e s ∗ mclk per iod ˜200ns )
constant de l a y cy c l e s : i n t e g e r := 2 ;
begin
i f r i s i n g e d g e (mclk ) then
91 s r eg (0 ) <= Vsr ;
for i in 0 to de l aycyc l e s −1 loop
s r eg ( i +1) <= sreg ( i ) ;
end loop ;
95 i f po la r i ty demod inv = ’1 ’ then
polar i ty demod <= not s r eg ( d e l a y cy c l e s ) ;
else
polar i ty demod <= sreg ( d e l a y cy c l e s ) ;
99 end i f ;
end i f ;
end process POLARITYDEMODDELAY;
103
−− The Frame counter counts minor frames from 0−2.
−− Every 3rd minor frame the counter r e s e t s .
−− The ax i s s e l e c t o r chooses the a c t i v e ax i s depending on t h i s counter .
107 −− I t i s a l s o r e s e t wi th MAJF ( every 64 MINF) so as 64 i s not d i v i s i b l e by 3 ,
−− the X−axis−measurement w i l l be sent an ex t ra time every MAJF.
FRAMECOUNTER:
process (SCLK N, a r s t , MINF, MAJF)
111 begin
i f a r s t = ’1 ’ then
MINF count <= 0 ;
e l s i f f a l l i n g e d g e (SCLK N) then
115 i f MAJF = ’1 ’ then −− i s t h i s OK? SYNCH?
MINF count <= 0 ;
e l s i f MINF = ’1 ’ then
i f MINF count = 2 then −− i s t h i s OK? SYNCH?
119 MINF count <= 0 ;
else
MINF count <= MINF count + 1 ;
end i f ;
123 end i f ;
end i f ;
end process FRAMECOUNTER;
127 WORDCOUNTER:
process (SCLK N, a r s t , MINF)
variable b i t s : i n t e g e r range 0 to 7 ;
constant bits max : i n t e g e r := 7 ;
131 begin
i f a r s t = ’1 ’ then
Word count <= 0 ;
133
b i t s := 0 ;
135 e l s i f f a l l i n g e d g e (SCLK N) then
i f MINF = ’1 ’ then −− i s t h i s OK? SYNCH?
Word count <= 0 ;
b i t s := 0 ;
139 else
i f b i t s = bits max then
b i t s := 0 ;
Word count <= Word count+1;
143 else
b i t s := b i t s + 1 ;
end i f ;
end i f ;
147 end i f ;
end process WORDCOUNTER;
−− Drives the ’StartConv PCM ’ s i g n a l . I t shou ld d r i v e a c l o c k c y c l e long pu l s e
151 −− when ADC convers ion i s supposed to s t a r t .
−− This w i l l be d i f f e r e n t f o r the two cards :
−− 1 . Card #1 w i l l be connected to the TX1−main encoder and w i l l sample
−− at the s t a r t o f every minor frame (2893 ,5Hz)
155 −− 2 . Card #2 w i l l be connected to the TX2−s l a v e encoder and w i l l sample
−− at the s t a r t o f every t h i r d minor frame (964 ,5Hz)
−− Update : Card #2 a l s o got th ree f u l l s l o t s per minor frame and samples
−− at the s t a r t o f every minor frame
159 −− Also d r i v e s ’Vsr PCM’ and ’ polarity demod PCM ’ s i g n a l s
MAGADCTIMER PCM:
process ( a r s t , mclk , Word count )
constant word max : i n t e g e r := 144 ;
163 constant word StartConv : i n t e g e r := 2 ;
constant word vsr on : i n t e g e r := word max / 4 + word StartConv ;
constant word v s r o f f : i n t e g e r := (3∗word max ) / 4 + word StartConv ;
−− cons tant word po lar i ty demod on : i n t e g e r := (3∗word max ) / 4 + word StartConv ;
167 −− cons tant word po la r i t y demod o f f : i n t e g e r := word max / 4 + word StartConv ;
begin
−− StartConv PCM <= ’0 ’ ;
−− Vsr PCM <= ’0 ’ ;
171 −− polarity demod PCM <= ’0 ’ ;
i f a r s t = ’1 ’ then
StartConv PCM <= ’0 ’ ;
Vsr PCM <= ’0 ’ ;
175 −− polarity demod PCM <= ’0 ’ ;
e l s i f r i s i n g e d g e (mclk ) then
StartConv PCM <= ’0 ’ ;
i f Word count = word StartConv then
179 StartConv PCM <= ’1 ’ ;
end i f ;
i f Word count = word vsr on then
Vsr PCM <= ’1 ’ ;
183 end i f ;
i f Word count = word v s r o f f then
Vsr PCM <= ’0 ’ ;
end i f ;
187
−− Replaced by a process t ha t d r i v e s po lar i ty demod by de l ay ing Vsr
−− i f Word count = word po lar i ty demod on then
−− polarity demod PCM <= ’1 ’ ;
191 −− end i f ;
−− i f Word count = word po la r i t y demod o f f then
−− polarity demod PCM <= ’0 ’ ;
−− end i f ;
195 end i f ;
end process MAGADCTIMER PCM;
−− Drives the ’ StartConv noPCM ’ s i g n a l . I t shou ld g i v e a c l o c k c y c l e long
199 −− pu l s e when ADC convers ion i s supposed to s t a r t .
−− The CPLD has an i n t e r na l o s c i l l a t o r o f 5Mhz . Sample ra t e i s deduced by
−− t ha t c l o c k to ge t as c l o s e to 2893 ,5 Hz as p o s s i b l e . 1728∗200ns = 345.6 us
134
−− Also d r i v e s ’Vsr PCM’ and ’ polarity demod PCM ’ s i g n a l s
203 MAGADCTIMERNOPCM:
process (mclk , a r s t )
variable counter : i n t e g e r range 0 to 1728 := 0 ;
constant count max : i n t e g e r := 1728 ;
207 constant count StartConv : i n t e g e r := 2 ;
constant count vs r on : i n t e g e r := count max / 4 ;
constant c o un t v s r o f f : i n t e g e r := (3∗ count max ) / 4 ;
−− cons tant count po lar i ty demod on : i n t e g e r := (3∗ count max ) / 4 ;
211 −− cons tant coun t po l a r i t y d emod o f f : i n t e g e r := count max / 4 ;
begin
i f a r s t = ’1 ’ then
counter := 0 ;
215 StartConv noPCM <= ’0 ’ ;
Vsr noPCM <= ’0 ’ ;
−− polarity demod noPCM <= ’0 ’ ;
e l s i f r i s i n g e d g e (mclk ) then
219 counter := counter+1;
StartConv noPCM <= ’0 ’ ;
i f counter = count max then
counter := 0 ;
223 end i f ;
i f counter = count StartConv then
StartConv noPCM <= ’1 ’ ;
end i f ;
227 i f counter = count vs r on then
Vsr noPCM <= ’1 ’ ;
end i f ;
i f counter = c oun t v s r o f f then
231 Vsr noPCM <= ’0 ’ ;
end i f ;
−− Replaced by a process t ha t d r i v e s po lar i ty demod by de l ay ing Vsr
235 −− i f counter = count po lar i ty demod on then
−− polarity demod noPCM <= ’1 ’ ;
−− end i f ;
−− i f counter = coun t po l a r i t y d emod o f f then
239 −− polarity demod noPCM <= ’0 ’ ;
−− end i f ;
end i f ;
end process MAGADCTIMERNOPCM;
243
Tes t vec to r (0 ) <= Vsr ;
Tes t vec to r (1 ) <= ’0 ’ ;
Te s t vec to r (2 ) <= ’0 ’ ;
247 Tes t vec to r (3 ) <= ’0 ’ ;
JUMPERMODE SELECTOR:
process (mclk , jps , StartConv , Vsr , po lar i ty demod )
251 begin
po la r i ty demod inv <= ’0 ’ ;
PCM main <= ’1 ’ ;
UART enable <= ’0 ’ ;
255 PCM enable <= ’1 ’ ;
case j p s i s
when ”00” =>
when ”01” =>
259 po la r i ty demod inv <= ’1 ’ ;
when ”10” =>
PCM main <= ’0 ’ ;
when ”11” =>
263 PCM main <= ’0 ’ ;
po la r i ty demod inv <= ’1 ’ ;
when others =>
end case ;
267 end process JUMPERMODE SELECTOR;
AXIS SELECTOR:
135
process (PCM main , MINF count , Word count )
271 begin
i f (PCM main = ’1 ’ ) then
−− TX1 format
−− X−data shou ld be ready by word 36 ( us ing s t a r t o f frame )
275 −− Y−data shou ld be ready by word 84 ( us ing 60)
−− Z−data shou ld be ready by word 132 ( us ing 80)
i f (Word count <= 40) then
c u r r e n t a x i s <= 0 ;
279 e l s i f (Word count <= 90) then
c u r r e n t a x i s <= 1 ;
e l s i f (Word count > 90) then
c u r r e n t a x i s <= 2 ;
283 else
c u r r e n t a x i s <= 0 ;
end i f ;
else
287 −− TX2 format
−− X−data shou ld be ready by word 44 ( us ing s t a r t o f frame )
−− Y−data shou ld be ready by word 68 ( us ing 60)
−− Z−data shou ld be ready by word 92 ( us ing 80)
291 i f (Word count <= 60) then
c u r r e n t a x i s <= 0 ;
e l s i f (Word count <= 80) then
c u r r e n t a x i s <= 1 ;
295 e l s i f (Word count > 80) then
c u r r e n t a x i s <= 2 ;
else
c u r r e n t a x i s <= 0 ;
299 end i f ;
end i f ;
end process AXIS SELECTOR;
303 OSC 5MHZ: o s c a l t u fm o s c r v 5
port map
(
osc => mclk ,
307 oscena => ’ 1 ’
) ;
RESET UNIT: r s t u n i t
311 port map
(
mclk => mclk ,
r s t => a r s t
315 ) ;
end architecture r t l ;
code/cru control.vhd
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C.3 Reset Unit
l ibrary i e e e ;
use i e e e . s t d l o g i c 1 1 6 4 . a l l ;
3 use i e e e . numer ic std . a l l ;
entity r s t u n i t i s
port
7 (
mclk : in s t d l o g i c ;
r s t : out s t d l o g i c
) ;
11 end entity r s t u n i t ;
architecture r t l of r s t u n i t i s
15 −− powerup s t a t e machine types and s i g n a l s
type powerup states i s ( powerup st0 , powerup st1 , i d l e s t ) ;
signal powerup st : powerup states ;
19 begin
−− Contro ls the powerup o f the CPLD and i n t e r na l r e s e t s i g n a l
−− COMB con t r o l s output s from s t a t e s
23 −− SEQ con t r o l s the s e q u en t i a l l o g i c
POWERUPSTATECOMB: process ( powerup st )
begin
case powerup st i s
27 −− The two powerup s t a t e s output r s t s i g n a l h igh
when powerup st0 =>
r s t <= ’1 ’ ;
when powerup st1 =>
31 r s t <= ’1 ’ ;
−− This i s the d e f a u l t s t a t e between measurements
when i d l e s t =>
r s t <= ’0 ’ ;
35 when others =>
r s t <= ’1 ’ ;
end case ;
end process POWERUPSTATECOMB;
39 POWERUP STATE SEQ: process (mclk )
begin
i f r i s i n g e d g e (mclk ) then
case powerup st i s
43 −− According to the CPLD datashee t ,
−− the dev i ce w i l l powerup in to t h i s s t a t e
when powerup st0 =>
powerup st <= powerup st1 ;
47 −− A second powerup−s t a t e ensures a minimum of
−− one c l o c k per iod o f power up time
when powerup st1 =>
powerup st <= i d l e s t ;
51 −− After powerup , the dev i ce w i l l en ter t h i s s t a t e
−− and s tay here
when i d l e s t =>
powerup st <= i d l e s t ;
55 −− In case o f undef ined s ta t e ,
−− the dev i ce goes in to one powerup−s t a t e
when others =>
powerup st <= powerup st1 ;
59 end case ;
end i f ;
end process POWERUP STATE SEQ;
63 end architecture r t l ;
code/rst unit.vhd
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C.4 Oscillator Block
1 −− megafunction wizard : %MAX II o s c i l l a t o r%
−− GENERATION: STANDARD
−− VERSION: WM1.0
−− MODULE: a l tu fm osc
5
−− ============================================================
−− Fi l e Name: osc . vhd
−− Megafunction Name( s ) :
9 −− a l tu fm osc
−−
−− Simulat ion Library F i l e s ( s ) :
−− maxii
13 −− ============================================================
−− ∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗
−− THIS IS A WIZARD−GENERATED FILE . DO NOT EDIT THIS FILE !
−−
17 −− 9.1 Bui ld 222 10/21/2009 SJ Web Edi t ion
−− ∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗
21 −−Copyright (C) 1991−2009 Al tera Corporation
−−Your use o f Al tera Corporation ’ s des ign too l s , l o g i c f unc t i ons
−−and other so f tware and too l s , and i t s AMPP partner l o g i c
−−func t ions , and any output f i l e s from any o f the f o r ego ing
25 −−( i n c l ud ing dev i ce programming or s imu la t ion f i l e s ) , and any
−−a s soc i a t ed documentation or informat ion are e x p r e s s l y s u b j e c t
−−to the terms and cond i t i ons o f the Al tera Program License
−−Subsc r i p t i on Agreement , Al tera MegaCore Function License
29 −−Agreement , or o ther a p p l i c a b l e l i c e n s e agreement , inc lud ing ,
−−without l im i t a t i on , t ha t your use i s f o r the s o l e purpose o f
−−programming l o g i c dev i c e s manufactured by Al tera and so l d by
−−Altera or i t s au thor i z ed d i s t r i b u t o r s . Please r e f e r to the
33 −−a p p l i c a b l e agreement f o r f u r t h e r d e t a i l s .
−−a l tu fm osc CBXAUTOBLACKBOX=”ALL” OSC FREQUENCY=180000 osc oscena
37 −−VERSION BEGIN 9.1 cbx a l t u fm osc 2009 : 10 : 21 : 21 : 22 : 16 : SJ cbx maxi i
2009 : 10 : 21 : 21 : 22 : 16 : SJ cbx mgl 2009 : 10 : 21 : 21 : 37 : 49 : SJ c b x s t r a t i x i i
2009 : 10 : 21 : 21 : 22 : 16 : SJ c b x u t i l m g l 2009 : 10 : 21 : 21 : 22 : 16 : SJ VERSION END
LIBRARY maxii ;
USE maxii . a l l ;
41
−−s yn t h e s i s r e s ou r c e s = maxii ufm 1
LIBRARY i e e e ;
USE i e e e . s t d l o g i c 1 1 6 4 . a l l ;
45
ENTITY o s c a l t u fm o s c r v 5 IS
PORT
(
49 osc : OUT STD LOGIC;
oscena : IN STD LOGIC
) ;
END o s c a l t u fm o s c r v 5 ;
53
ARCHITECTURE RTL OF o s c a l t u fm o s c r v 5 IS
SIGNAL wire gnd : STD LOGIC;
57 SIGNAL wire vcc : STD LOGIC;
SIGNAL wi r e max i i u fm b lock1 os c : STD LOGIC;
COMPONENT maxii ufm
GENERIC
61 (
ADDRESSWIDTH : NATURAL := 9 ;
ERASE TIME : NATURAL := 500000000;
138
INIT FILE : STRING := ”UNUSED” ;
65 OSC SIM SETTING : NATURAL := 180000;
PROGRAMTIME : NATURAL := 1600000;
lpm type : STRING := ”maxii ufm”
) ;
69 PORT
(
a r c l k : IN STD LOGIC := ’ 0 ’ ;
ard in : IN STD LOGIC := ’ 0 ’ ;
73 a r s h f t : IN STD LOGIC := ’ 1 ’ ;
bgpbusy : OUT STD LOGIC;
busy : OUT STD LOGIC;
dr c l k : IN STD LOGIC := ’ 0 ’ ;
77 drdin : IN STD LOGIC := ’ 0 ’ ;
drdout : OUT STD LOGIC;
d r sh f t : IN STD LOGIC := ’ 1 ’ ;
e r a s e : IN STD LOGIC := ’ 0 ’ ;
81 osc : OUT STD LOGIC;
oscena : IN STD LOGIC := ’ 0 ’ ;
program : IN STD LOGIC := ’0 ’
) ;
85 ENDCOMPONENT;
BEGIN
wire gnd <= ’0 ’ ;
89 w i r e vcc <= ’1 ’ ;
osc <= wire max i i u fm b lock1 os c ;
maxi i u fm block1 : maxii ufm
GENERICMAP (
93 ADDRESSWIDTH => 9 ,
OSC SIM SETTING => 180000
)
PORTMAP (
97 a r c l k => wire gnd ,
ard in => wire gnd ,
a r s h f t => wire gnd ,
d r c l k => wire gnd ,
101 drdin => wire gnd ,
d r sh f t => wire vcc ,
osc => wire max i i u fm b lock1 osc ,
oscena => oscena
105 ) ;
END RTL; −−o s c a l t u fm os c r v5
−−VALID FILE
109
LIBRARY i e e e ;
USE i e e e . s t d l o g i c 1 1 6 4 . a l l ;
113
ENTITY osc IS
PORT
(
117 oscena : IN STD LOGIC ;
osc : OUT STD LOGIC
) ;
END osc ;
121
ARCHITECTURE RTL OF osc IS
125 SIGNAL sub wire0 : STD LOGIC ;
129 COMPONENT o s c a l t u fm o s c r v 5
PORT (
oscena : IN STD LOGIC ;
139
osc : OUT STD LOGIC
133 ) ;
ENDCOMPONENT;
BEGIN
137 osc <= sub wire0 ;
o sc a l tu fm osc rv5 component : o s c a l t u fm o s c r v 5
PORTMAP (
141 oscena => oscena ,
osc => sub wire0
) ;
145
END RTL;
149 −− ============================================================
−− CNX f i l e r e t r i e v a l i n f o
−− ============================================================
−− Re t r i e va l i n f o : PRIVATE: INTENDED DEVICE FAMILY STRING ”MAX II ”
153 −− Re t r i e va l i n f o : PRIVATE: INTENDED DEVICE PART STRING ””
−− Re t r i e va l i n f o : PRIVATE: INTERFACE CHOICE NUMERIC ”4”
−− Re t r i e va l i n f o : PRIVATE: SYNTHWRAPPER GEN POSTFIX STRING ”1”
−− Re t r i e va l i n f o : PRIVATE: VERSION NUMBER NUMERIC ”0”
157 −− Re t r i e va l i n f o : CONSTANT: OSC FREQUENCY NUMERIC ”180000”
−− Re t r i e va l i n f o : USED PORT: osc 0 0 0 0 OUTPUT NODEFVAL osc
−− Re t r i e va l i n f o : USED PORT: oscena 0 0 0 0 INPUT NODEFVAL oscena
−− Re t r i e va l i n f o : CONNECT: @oscena 0 0 0 0 oscena 0 0 0 0
161 −− Re t r i e va l i n f o : CONNECT: osc 0 0 0 0 @osc 0 0 0 0
−− Re t r i e va l i n f o : GEN FILE: TYPENORMAL osc . vhd TRUE
−− Re t r i e va l i n f o : GEN FILE: TYPENORMAL osc . inc TRUE
−− Re t r i e va l i n f o : GEN FILE: TYPENORMAL osc . cmp TRUE
165 −− Re t r i e va l i n f o : GEN FILE: TYPENORMAL osc . b s f TRUE
−− Re t r i e va l i n f o : GEN FILE: TYPENORMAL o s c i n s t . vhd TRUE
−− Re t r i e va l i n f o : GEN FILE: TYPENORMAL osc syn . v TRUE
−− Re t r i e va l i n f o : LIB FILE : maxii
code/osc.vhd
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C.5 ADC interface (LTC1864)
−− I n t e r f a c e to the LTC 1864L uPower ADC, customized
−− f o r the SRADSMAG and ICI−3 PCM encoder
−− SCK maximum 8Mhz , mclk i s max 5.5Mhz , can be used d i r e c t l y
4 l ibrary i e e e ;
use i e e e . s t d l o g i c 1 1 6 4 . a l l ;
use i e e e . numer ic std . a l l ;
8 entity ADC interface i s
port (
−− ADC con t ro l input
a r s t : in s t d l o g i c ;
12 s r s t : in s t d l o g i c ;
mclk : in s t d l o g i c ;
StartConv : in s t d l o g i c ;
16 −− ADC con t ro l
CONV : out s t d l o g i c ;
SCK : out s t d l o g i c ;
20 −− Sh i f t r e g con t ro l
X Sh i f t en : out s t d l o g i c ;
Y Sh i f t en : out s t d l o g i c ;
Z Sh i f t e n : out s t d l o g i c ;
24
−− UART con t ro l
new data : out s t d l o g i c
) ;
28 end entity ADC interface ;
architecture r t l of ADC interface i s
32 type ad c s t a t e s i s ( i d l e s t , conv st , d a t a r e c e i v e s t ) ;
signal adc s t : a d c s t a t e s ;
signal sck en : s t d l o g i c ;
signal r s t : s t d l o g i c ;
36 signal c l k : s t d l o g i c ;
begin
40 X Sh i f t en <= sck en ;
Y Sh i f t en <= sck en ;
Z Sh i f t en <= sck en ;
SCK <= mclk when sck en = ’1 ’ else ’Z ’ ;
44
−− Contro ls the s t a t e s o f the ADC in t e r f a c e
−− COMB con t r o l s output s from s t a t e s
−− SEQ con t r o l s the s e q u en t i a l l o g i c
48 ADC STATECOMB: process ( adc s t )
begin
case adc s t i s
when i d l e s t =>
52 −− This i s the i n a c t i v e s t a t e between measurements
CONV <= ’0 ’ ;
s ck en <= ’0 ’ ;
when conv s t =>
56 −− I n i t i a t e convers ion and keep s i g n a l h igh u n t i l convers ion done
CONV <= ’1 ’ ;
s ck en <= ’0 ’ ;
when d a t a r e c e i v e s t =>
60 −− Enable s e r i a l c l o c k to r e c e i v e data
CONV <= ’0 ’ ;
s ck en <= ’1 ’ ;
when others =>
64 −− in case o f undef ined s t a t e a l l ou tput s low
CONV <= ’0 ’ ;
141
sck en <= ’0 ’ ;
end case ;
68 end process ADC STATECOMB;
ADC STATE SEQ: process (mclk , a r s t )
−− DETERMINING ADC TIMING
72 −− t conv (max) = 4.66 us ˜= 5us
−− mclk frequency i s max 5.56 ˜= 6Mhz
−− minimum per iod i s 1/6Mhz = 167ns
−− 5000 ns / 167 ns = 29 ,9 . Using t conv max = 32.
76 −− t conv = 32 ∗ SCK
−− t SMPL = 16 ∗ SCK
−− t CYC = t conv + t SMPL = 48 ∗ SCK
−− Minimum wai t ing time c a l c u l a t i o n ( us ing 6Mhz as re ference , a c t u a l l y 5.56Mhz)
80 −− Min t conv time = 32 ∗ 167ns = 5.3 us
−− Min t o t a l c y c l e time = 48 ∗ 167 ˜= 8us
−− Maximum wai t ing time c a l c u l a t i o n ( us ing 3Mhz as re ference , a c t u a l l y 3 .3Mhz)
−− Max t conv time = 32 ∗ 333ns = 10.7 us
84 −− Max t o t a l c y c l e time = 48 ∗ 333 ˜= 16 us
−− t conv us ing t conv max = 32 i s guaranteed to be between 5.3 us − 10.7 us
−− t o t a l c y c l e time be f o r e data i s ready i s guaranteed to be between 8us − 16us
−− Sampling w i l l s t a r t i n s i d e word 1 in the frame .
88 −− Requirement f o r data to be ready i s b e f o r e word 36 (TX1−main)
−− Ca l cu l a t i ng us ing word 30 = b i t 30∗8 = b i t 240
−− SCLK per iod i s 300ns , which means t ha t the f i r s t data must be ready
−− a f t e r 240∗300ns ˜= 72us
92 −− Even with exaggera ted worst−case t imings , there ’ s p l en t y o f time .
constant t conv max : i n t e g e r := 32 ;
variable t conv count : i n t e g e r range 0 to 32 := 0 ;
variable b i t s r e c e i v e d : unsigned (3 downto 0) := ”0000” ;
96 begin
i f a r s t = ’1 ’ then
b i t s r e c e i v e d := ( others => ’ 0 ’ ) ;
t conv count := 0 ;
100 adc s t <= i d l e s t ;
e l s i f r i s i n g e d g e (mclk ) then
new data <= ’0 ’ ;
case adc s t i s
104 when i d l e s t =>
−− This s t a t e wai t s f o r StartConv s i gna l , then goes to conv s t
t conv count := 0 ;
b i t s r e c e i v e d := ”0000” ;
108 i f StartConv = ’1 ’ then
adc s t <= conv s t ;
end i f ;
when conv s t =>
112 −− S ta r t s convers ion and wai t s f o r convers ion time t conv , goes to
da t a r e c e i v e
i f t conv count = t conv max then
adc s t <= da t a r e c e i v e s t ;
end i f ;
116 t conv count := t conv count + 1 ;
when d a t a r e c e i v e s t =>
−− Waits f o r 16 c l o c k c y c l e s to r e c e i v e 16 b i t s
i f b i t s r e c e i v e d = ”1111” then
120 adc s t <= i d l e s t ;
new data <= ’1 ’ ;
end i f ;
b i t s r e c e i v e d := b i t s r e c e i v e d + 1 ;
124 when others =>
adc s t <= i d l e s t ;
end case ;
end i f ;
128 end process ADC STATE SEQ;
end architecture r t l ;
code/ADC interface.vhd
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C.6 ADC interface 2(AD7684)
−− I n t e r f a c e to the AD7684 16− b i t 100kSPS ADC, customized f o r
−− the SRADSMAG for IDI−3 and max 3kHz sampling ra t e
3 −− SCK maximum 8Mhz , mclk i s max 5.5Mhz , can be used d i r e c t l y
l ibrary i e e e ;
use i e e e . s t d l o g i c 1 1 6 4 . a l l ;
use i e e e . numer ic std . a l l ;
7
entity ADC interface2 i s
port (
−− ADC con t ro l input
11 a r s t : in s t d l o g i c ;
s r s t : in s t d l o g i c ;
mclk : in s t d l o g i c ;
StartConv : in s t d l o g i c ;
15
−− ADC con t ro l
CS N : out s t d l o g i c ;
DCLOCK : buffer s t d l o g i c ;
19
−− Sh i f t r e g con t ro l
X Sh i f t en : out s t d l o g i c ;
Y Sh i f t en : out s t d l o g i c ;
23 Z Sh i f t en : out s t d l o g i c ;
−− UART con t ro l
new data : out s t d l o g i c
27 ) ;
end entity ADC interface2 ;
architecture r t l of ADC interface2 i s
31
signal data en : s t d l o g i c ;
begin
35
X Sh i f t en <= data en ;
Y Sh i f t en <= data en ;
Z Sh i f t en <= data en ;
39
−− DETERMINING ADC TIMING
−− Maximum DCLOCK frequency f o r AD7684 i s 2 ,9Mhz , so we ’ l l use
−− an adc c l o c k o f h a l f the f requency o f mclk
43 −− Max frequency o f mclk = 5 ,5Mhz , which means we ’ l l use
−− an adc c l o c k o f max . 2 ,75Mhz .
−− When in i d l e s t a t e StartConv s i g n a l might be s i g n a l l e d
−− e i t h e r in r i s i n g or f a l l i n g edge o f the adc c l o ck
47 −− To adhere to the t iming t CSD = 0us
−− Case r i s i n g : Wi l l have to wai t one cy c l e o f mclk
−− to ge t DCLOCK low , maximum 1/3.3Mhz = 300ns
−− Case f a l l i n g : DCLOCK i s a l ready low
51 −− To adhere to the t iming t SUCS = minimum 20ns
−− Case r i s i n g : w i l l take 600ns be f o r e another r i s i n g edge
−− Case f a l l i n g : w i l l take 300ns be f o r e r i s i n g edge
55 −− We a l so have to guarantee t ha t convers ions w i l l not be s t a r t e d
−− be f o r e current c y c l e i s done .
−− One complete c y c l e b e f o r e the ADC i s ready again w i l l take
−− a maximum of 24 c y c l e s o f the adc c l o c k p lu s t a c q which i s 400ns .
59 −− adc c l o c k i s mclk/2 which means a minimum
−− o f 3.3Mhz/2 = 1.65Mhz which y i e l d s a per iod o f ˜606ns .
−− Maximum t o t a l c y c l e time w i l l t h e r e f o r e be ˜24∗600ns + 400ns = 14 ,8 us .
−− Sampling ra t e i s ˜3kHz which y i e l d s 333us , so c y c l e time i s
63 −− we l l w i th in l im i t s o f expec ted opera t ion .
ADCCONTROL:
process (mclk , a r s t , s r s t )
143
type ADC states i s ( i d l e s t , conv st , p r e da ta s t , data s t , po s t da ta s t ,
new data s i gna l ) ;
67 variable ADC state : ADC states := i d l e s t ;
variable dc lock count : i n t e g e r range 0 to 16 := 0 ;
constant da t a s t a r t : i n t e g e r := 6 ;
constant data maxbit : i n t e g e r := 16 ;
71 variable adc c l o ck : s t d l o g i c := ’ 0 ’ ;
begin
i f a r s t = ’1 ’ then
adc c l o ck := ’ 0 ’ ;
75 dc lock count := 0 ;
ADC state := i d l e s t ;
e l s i f r i s i n g e d g e (mclk ) then
i f s r s t = ’1 ’ then
79 adc c l o ck := ’ 0 ’ ;
dc lock count := 0 ;
ADC state := i d l e s t ;
else
83 adc c l o ck := not adc c l o ck ;
case ADC state i s
when i d l e s t =>
dc lock count := 0 ;
87 i f StartConv = ’1 ’ then
ADC state := conv s t ;
end i f ;
when conv s t =>
91 i f adc c l o ck = ’1 ’ then −− i f r i s i n g e d g e ( adc c l o ck )
dc lock count := dc lock count + 1 ;
i f dc lock count = da t a s t a r t then
dc lock count := 0 ;
95 ADC state := p r e da t a s t ;
end i f ;
end i f ;
when p r e da t a s t =>
99 i f adc c l o ck = ’0 ’ then −− i f f a l l i n g e d g e ( adc c l o ck )
ADC state := da ta s t ;
end i f ;
when da ta s t =>
103 i f adc c l o ck = ’0 ’ then −− i f f a l l i n g e d g e ( adc c l o ck )
dc lock count := dc lock count + 1 ;
i f dc lock count = data maxbit then
ADC state := new data s i gna l ;
107 end i f ;
end i f ;
when new data s i gna l =>
ADC state := i d l e s t ;
111 when others =>
ADC state := i d l e s t ; −− MAPL added 22.08.2011 Undefined f a i l s a f e
end case ;
end i f ;
115 end i f ;
−− Combinatoria l s e c t i on
DCLOCK <= adc c l o ck ;
case ADC state i s
119 when i d l e s t =>
−− This i s the ” i n a c t i v e ” s t a t e
CS N <= ’1 ’ ;
data en <= ’0 ’ ;
123 new data <= ’0 ’ ;
when conv s t =>
−− I n i t i a t e convers ion by p u l l i n g CS N low ,
−− then wait f o r 6 r i s i n g edges o f adc c l o ck
127 CS N <= ’0 ’ ;
data en <= ’0 ’ ;
new data <= ’0 ’ ;
when p r e da t a s t =>
131 −− Wait an add i t i o na l h a l f adc c l o ck c y c l e to account f o r DCLOCK skew
−− From now on eve ry th ing happens on f a l l i n g edge o f DCLOCK
144
−− so the s h i f t r e g i s t e r can process data on r i s i n g edge
CS N <= ’0 ’ ;
135 data en <= ’0 ’ ;
new data <= ’0 ’ ;
when da ta s t =>
−− Enable s h i f t r e g i s t e r s to r e c e i v e data
139 CS N <= ’0 ’ ;
data en <= ’1 ’ ;
new data <= ’0 ’ ;
when new data s i gna l =>
143 −− Pu l l CS N high and g i v e a one mclk c y c l e pu l s e on new data
CS N <= ’1 ’ ;
data en <= ’0 ’ ;
new data <= ’1 ’ ;
147 when others =>
−− in case o f undef ined s t a t e equa l i d l e s t
CS N <= ’1 ’ ;
data en <= ’0 ’ ;
151 new data <= ’0 ’ ;
end case ;
end process ADCCONTROL;
end architecture r t l ;
code/ADC interface2.vhd
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C.7 16-bit Shift Register
l ibrary i e e e ;
2 use i e e e . s t d l o g i c 1 1 6 4 . a l l ;
use i e e e . numer ic std . a l l ;
entity s h i f t 1 6 i s
6 port (
−− Control inpu t s
a r s t : in s t d l o g i c ;
mclk : in s t d l o g i c ;
10 enable : in s t d l o g i c ;
−− 1− b i t data input
indata : in s t d l o g i c ;
14
−− 16− b i t data output
outdata : out s t d l o g i c v e c t o r (15 downto 0)
) ;
18 end entity s h i f t 1 6 ;
architecture r t l of s h i f t 1 6 i s
signal ou tda ta i : s t d l o g i c v e c t o r (15 downto 0) ;
22
begin
outdata <= outda ta i ;
26
SHIFT REG: process (mclk , a r s t , enable )
begin
i f a r s t = ’1 ’ then
30 ou tda ta i <= ( others => ’ 0 ’ ) ;
−− e l s i f f a l l i n g e d g e (mclk ) and enab le = ’1 ’ then
e l s i f r i s i n g e d g e (mclk ) and enable = ’1 ’ then
ou tda ta i (0 ) <= indata ;
34 for i in 1 to 15 loop
ou tda ta i ( i ) <= outda ta i ( i −1) ;
end loop ;
end i f ;
38 end process SHIFT REG;
end architecture r t l ;
code/shift16.vhd
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C.8 UART Transmitter
1 l ibrary i e e e ;
use i e e e . s t d l o g i c 1 1 6 4 . a l l ;
use i e e e . numer ic std . a l l ;
5 entity UART Transmitter i s
port
(
−− Control inpu t s
9 UART enable : in s t d l o g i c ;
a r s t : in s t d l o g i c ;
s r s t : in s t d l o g i c ; −− For p o s s i b l e f u t u r e use
mclk : in s t d l o g i c ;
13 new data : in s t d l o g i c ;
−− Control data
Outdata X : in s t d l o g i c v e c t o r (15 downto 0) ;
17 Outdata Y : in s t d l o g i c v e c t o r (15 downto 0) ;
Outdata Z : in s t d l o g i c v e c t o r (15 downto 0) ;
−− Data output
21 AUXDATAOUT : out s t d l o g i c
) ;
end entity UART Transmitter ;
25 architecture r t l of UART Transmitter i s
signal data x : s t d l o g i c v e c t o r (15 downto 0) ;
signal data y : s t d l o g i c v e c t o r (15 downto 0) ;
29 signal data z : s t d l o g i c v e c t o r (15 downto 0) ;
signal UART data : s t d l o g i c v e c t o r (7 downto 0) ;
signal TX start : s t d l o g i c ;
signal TX done : s t d l o g i c ;
33
begin
data x <= Outdata X ;
data y <= Outdata Y ;
37 data z <= Outdata Z ;
−− Implementing enab le func t i on o f the UART Transmitter
−− ho ld ing r e s e t h igh when not enab led
41 −− UARTENABLER:
−− process (mclk , UART enable )
−− beg in
−− i f r i s i n g e d g e (mclk ) then
45 −− i f UART enable then
−− a r s t i <= a r s t ;
−− e l s e
−− a r s t i <= ’1 ’ ;
49 −− end i f ;
−− end i f ;
−− end UARTENABLER;
−− with UART enable s e l e c t
53 −− a r s t i <= a r s t when ’1 ’ ,
−− ’1 ’ when o ther s ;
57 −− Contro ls the data d r i v e r and prepares data to be sent
TRANSMISSION CONTROL:
process (UART enable , a r s t , mclk , new data , data x , data y , data z ) i s
constant synch1 : s t d l o g i c v e c t o r (7 downto 0) := (7 => ’ 0 ’ , others => ’ 1 ’ ) ;
61 constant synch2 : s t d l o g i c v e c t o r (7 downto 0) := ( others => ’ 1 ’ ) ;
type da t a s t a t e s i s ( i d l e s t , send synch1 , send synch2 , sendX MSB , sendX LSB ,
sendY MSB , sendY LSB , sendZ MSB , sendZ LSB ) ;
−− , x data , y data , z da ta ) ;
variable da t a s t a t e : d a t a s t a t e s := i d l e s t ;
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65 begin
i f a r s t = ’1 ’ then
da t a s t a t e := i d l e s t ;
TX start <= ’0 ’ ;
69 e l s i f r i s i n g e d g e (mclk ) and UART enable = ’1 ’ then
TX start <= ’0 ’ ;
case da t a s t a t e i s
when i d l e s t =>
73 i f new data = ’1 ’ then
da t a s t a t e := send synch1 ;
TX start <= ’1 ’ ;
end i f ;
77 when send synch1 =>
i f TX done = ’1 ’ then
da t a s t a t e := send synch2 ;
TX start <= ’1 ’ ;
81 end i f ;
when send synch2 =>
i f TX done = ’1 ’ then
da t a s t a t e := sendX MSB ;
85 TX start <= ’1 ’ ;
end i f ;
when sendX MSB =>
i f TX done = ’1 ’ then
89 da t a s t a t e := sendX LSB ;
TX start <= ’1 ’ ;
end i f ;
when sendX LSB =>
93 i f TX done = ’1 ’ then
da t a s t a t e := sendY LSB ;
TX start <= ’1 ’ ;
end i f ;
97 when sendY MSB =>
i f TX done = ’1 ’ then
da t a s t a t e := sendX LSB ;
TX start <= ’1 ’ ;
101 end i f ;
when sendY LSB =>
i f TX done = ’1 ’ then
da t a s t a t e := sendY LSB ;
105 TX start <= ’1 ’ ;
end i f ;
when sendZ MSB =>
i f TX done = ’1 ’ then
109 da t a s t a t e := sendX LSB ;
TX start <= ’1 ’ ;
end i f ;
when sendZ LSB =>
113 i f TX done = ’1 ’ then
da t a s t a t e := i d l e s t ;
TX start <= ’1 ’ ;
end i f ;
117 when others =>
da t a s t a t e := i d l e s t ;
end case ;
end i f ;
121 −− Combinational s o l u t i on
case da t a s t a t e i s
when i d l e s t =>
UART data <= ( others => ’ 0 ’ ) ;
125 when send synch1 =>
UART data <= synch1 ;
when send synch2 =>
UART data <= synch2 ;
129 when sendX MSB =>
UART data <= data x (15 downto 8) ;
when sendX LSB =>
UART data <= data x (7 downto 0) ;
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133 when sendY MSB =>
UART data <= data y (15 downto 8) ;
when sendY LSB =>
UART data <= data y (7 downto 0) ;
137 when sendZ MSB =>
UART data <= data z (15 downto 8) ;
when sendZ LSB =>
UART data <= data z (7 downto 0) ;
141 when others =>
UART data <= ( others => ’ 0 ’ ) ;
end case ;
end process TRANSMISSION CONTROL;
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−− TX Start <= new data ;
−− UART data <= Outdata Y (15 downto 8) ;
149 −− Sends the 8 b i t s in Outdata when TX start goes h igh
−− S i gna l s complet ion o f tranmiss ion by d r i v i n g TX done high
UART DATA DRIVER:
process (UART enable , a r s t , mclk , TX start , UART data)
153 type UART states i s ( i d l e s t , s t a r t b i t , da ta b i t s , s t o p b i t ) ;
variable UART state : UART states := i d l e s t ;
variable da ta b i t : i n t e g e r range 0 to 7 := 0 ;
constant data bit max : i n t e g e r := 7 ;
157 variable count : i n t e g e r range 0 to 10 := 0 ;
−− cons tant count max : i n t e g e r := 20; −− Gives UART b i t r a t e o f mclk/19
constant count max : i n t e g e r := 10 ; −− Gives UART b i t r a t e o f mclk/11
−− 4900000/11 = ˜445454 ,5454545455 bps
161 begin
i f a r s t = ’1 ’ then
da ta b i t := 0 ;
count := 0 ;
165 UART state := i d l e s t ;
AUXDATAOUT <= ’1 ’ ;
TX done <= ’0 ’ ;
e l s i f r i s i n g e d g e (mclk ) and UART enable = ’1 ’ then
169 TX done <= ’0 ’ ;
AUXDATAOUT <= ’1 ’ ;
case UART state i s
when i d l e s t =>
173 i f TX start = ’1 ’ then
da ta b i t := 0 ;
count := 0 ;
UART state := s t a r t b i t ;
177 end i f ;
when s t a r t b i t =>
AUXDATAOUT <= ’0 ’ ; −− S ing l e s t a r t b i t ( l o g i c 0)
i f count = count max then
181 UART state := da t a b i t s ;
count := 0 ;
else
count := count+1;
185 end i f ;
when da t a b i t s =>
AUXDATAOUT <= UART data( da t a b i t ) ;
i f count = count max then
189 i f da ta b i t = data bit max then
da ta b i t := 0 ;
UART state := s t op b i t ;
else
193 da ta b i t := da ta b i t + 1 ;
end i f ;
count := 0 ;
else
197 count := count + 1 ;
end i f ;
when s t o p b i t =>
AUXDATAOUT <= ’1 ’ ; −− S ing l e s top b i t ( l o g i c 1)
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201 i f count = count max then
UART state := i d l e s t ;
TX done <= ’1 ’ ;
end i f ;
205 count := count+1;
when others =>
UART state := i d l e s t ;
end case ;
209 end i f ;
−− Combinatoria l par t
end process UART DATA DRIVER;
213 −− Clock i s ˜4.9Mhz . Div id ing the c l o c k by 22 g i v e s c l o c k frequency o f 222 ,7KHz
−− The t a r g e t f requency i s 230400Hz , which means t ha t we ’ re ˜7700Hz o f f , which
−− i s a c l o c k dev i a t i on o f ˜3 ,34%. By some margin , t h i s i s a c c ep t a b l e .
−− However , t h i s code i s dependent on knowing with a ce r t a in accuracy the
217 −− o s c i l l a t o r f requency o f the UFM b lock
−− UARTCLOCKGENERATOR:
−− process ( a r s t , mclk )
−− v a r i a b l e count : i n t e g e r := 0;
221 −− beg in
−− i f a r s t = ’1 ’ then
−− count := 0;
−− UART clk <= ’0 ’ ;
225 −− e l s i f r i s i n g e d g e (mclk ) then
−− i f count = 11 then
−− UART clk <= not UART clk ;
−− count := 0;
229 −− end i f ;
−− count := count + 1;
−− end i f ;
−− end process UARTCLOCKGENERATOR;
233
end architecture r t l ;
code/UART Transmitter.vhd
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C.9 PCM Interface
1 l ibrary i e e e ;
use i e e e . s t d l o g i c 1 1 6 4 . a l l ;
use i e e e . numer ic std . a l l ;
5 entity PCM interface i s
port
(
−− Control inpu t s
9 PCM enable : in s t d l o g i c ;
a r s t : in s t d l o g i c ;
s r s t : in s t d l o g i c ;
mclk : in s t d l o g i c ;
13 SCLK N : in s t d l o g i c ;
GATE : in s t d l o g i c ;
c u r r e n t a x i s : in i n t e g e r range 0 to 2 ;
17 −− Data to send
OutData X : in s t d l o g i c v e c t o r (15 downto 0) ;
OutData Y : in s t d l o g i c v e c t o r (15 downto 0) ;
OutData Z : in s t d l o g i c v e c t o r (15 downto 0) ;
21
−− Data output
DATA : out s t d l o g i c
) ;
25 end entity PCM interface ;
architecture r t l of PCM interface i s
29 signal outdata : s t d l o g i c v e c t o r (15 downto 0) ;
signal r e s e t : s t d l o g i c ;
begin
33
with c u r r e n t a x i s select
outdata <= OutData X when 0 ,
OutData Y when 1 ,
37 OutData Z when 2 ;
GATE DRIVEN DATA SHIFTER:
process ( a r s t , s r s t , SCLK N, GATE)
41 variable b i t i nd ex : i n t e g e r range 0 to 15 := 15 ;
begin
i f a r s t = ’1 ’ then
b i t i nd ex := 15 ;
45 DATA <= ’0 ’ ;
e l s i f f a l l i n g e d g e (SCLK N) then
i f s r s t = ’1 ’ then
b i t i nd ex := 15 ;
49 else
i f gate = ’1 ’ then
DATA <= outdata ( b i t i nd ex ) ;
i f b i t i nd ex = 0 then
53 b i t i nd ex := 15 ;
else
b i t i nd ex := b i t i nd ex − 1 ;
end i f ;
57 end i f ;
end i f ;
end i f ;
end process GATE DRIVEN DATA SHIFTER;
61
end architecture r t l ;
code/PCM interface.vhd
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Appendix D
Schematics v1.1
153
Figure D.1: Top Block
154
Figure D.2: Sensor Block
155
Figure D.3: Signal Conditioning Block
156
Figure D.4: Programmable Logic Block
157
Figure D.5: PCM Interface Block
158
Figure D.6: Auxiliary Input/Output Block
159
Figure D.7: Power Block
160
Appendix E
PCB layout v1.1
161
Figure E.1: Top Solder Paste
162
Figure E.2: Top Silk Print
163
Figure E.3: Top Solder Stop
164
Figure E.4: Top Electric
165
Figure E.5: Inner GND Layer
166
Figure E.6: Inner VCC Layer
167
Figure E.7: Bottom Electric
168
Figure E.8: Bottom Solder Resist
169
Figure E.9: Bottom Silk Print
170
Figure E.10: Drill Holes
171
